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ABSTRACT

LOW JITTER PHASE-LOCKED LOOP CLOCK
SYNTHESIS WITH WIDE LOCKING RANGE
by
AdnaGϋel

The fast growing demand of wireless and high speed data communications has driven
efforts to increase the levels of integration in many communications applications. Phase
noise and timing jitter are important design considerations for these communications
applications. The desire for highly complex levels of integration using low cost CMOS
technologies works against the minimization of timing jitter and phase noise for
communications systems which employ a phase-locked loop for frequency and clock
synthesis with on-chip VCO. This dictates an integrated CMOS implementation of the
VCO with very low phase noise performance. The ring oscillator VCOs based on
differential delay cell chains have been used successfully in communications
applications, but thermal noise induced phase noise have to be minimized in order not
to limit their applicability to some applications which impose stringent timing jitter and
phase noise requirements on the PLL clock synthesizer. Obtaining lower timing jitter
and phase noise at the PLL output also requires the minimization of noise in critical
circuit design blocks as well as the optimization of the loop bandwidth of the PLL.
In this dissertation the fundamental performance limits of CMOS PLL clock
synthesizers based on ring oscillator VCOs are investigated. The effect of flicker and
thermal noise in MOS transistors on timing jitter and phase noise are explored, with
particular emphasis on source coupled NMOS differential delay cells with symmetric

load elements. Several new circuit architectures are employed for the charge pump
circuit and phase-frequency detector (PFD) to minimize the timing jitter due to the
finite dead zone in the PFD and the current mismatch in the charge pump circuit. The
selection of the optimum PLL loop bandwidth is critical in determining the phase noise
performance at the PLL output. The optimum loop bandwidth and the phase noise
performance of the PLL is determined using behavioral simulations. These results are
compared with transistor level simulated results and experimental results for the PLL
clock synthesizer fabricated in a 0.35 μm CMOS technology with good agreement.
To demonstrate the proposed concept, a fully integrated CMOS PLL clock
synthesizer utilizing integer-N frequency multiplier technique to synthesize several
clock signals in the range of 20-400 MHz with low phase noise was designed.
Implemented in a standard 0.35-μm N-well CMOS process technology, the PLL
achieves a period jitter of 6.5-ps (rms) and 38-ps (peak-to-peak) at 216 MHz with a
phase noise of -120 dBc/Hz at frequency offsets above 10 KHz.
The specific research contributions of this work include (1) proposing, designing,
and implementing a new charge pump circuit architecture that matches current levels
and therefore minimizes one source of phase noise due to fluctuations in the control
voltage of the VCO, (2) an improved phase-frequency detector architecture which has
improved characteristics in lock condition, (3) an improved ring oscillator VCO with
excellent thermal noise induced phase noise characteristics, (4) the application of selfbiased techniques together with fixed bias to CMOS low phase noise PLL clock
synthesizer for digital video communications ,and (5) an analytical model that
describes the phase noise performance of the proposed VCO and PLL clock synthesizer.
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CHAPTER 1
INTRODUCTION

1.1 Motivation

The use of phase-locked loops (PLL) for generating phase synchronous and frequency
multiplied clocks by controlling phase and frequency with extremely high precision
provides efficient solutions to requirements for low timing jitter and low phase noise in
RF and high-speed data communication applications such as digital video, biomedical,
wireless transceivers, microprocessors, serial link transceivers, and disk drive electronics.
In most of these applications, clock signals are used as local oscillators to drive mixers or
responsible for the clock and data recovery function for which the variation of clock
edges, or timing jitter is an important performance parameter. As applications demand
higher clock frequencies more stringent timing jitter requirements are imposed on the
PLL because clocks with shorter periods are less tolerant to the random variation of the
clock edges, i.e., to absolute jitter. For sensitive applications such as high-speed data
processing and wireless transceivers, minimizing timing jitter is often one of the primary
design tasks. This task requires careful attention to all of the noise sources in the active
and passive circuit design blocks of the PLL and a careful analysis of the phase noise
characteristic of the phase-locked loop system itself. In addition to timing jitter, spurious
tones also limit the performance of high-speed communication systems.
Timing jitter occurs due to the random timing fluctuations of clock edges in the
time domain. Spurious tones are caused by the systematic timing fluctuations in a clock
signal. In the time domain, the presence of systematic timing fluctuations in a clock
signal represents a periodic timing error. In the frequency domain, it manifests as the
1
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undesired tones in the frequency spectrum. These two performance-limiting effects play a
critical role in the operation of RF and high-speed communication systems and may
impose constraints on performance requirements of those systems.
There are two major considerations for the analysis of timing error, or uncertainty
in PLL clock synthesizers. The first analyzes random variations of the clock edges in
time domain and is called timing jitter. The second is the phase noise, which is the
frequency domain representation of the same phenomenon. In the frequency domain, the
spectrum of a clock or oscillator signal centers at a single frequency but with the phase
noise, it spreads the carrier power over neighboring channels and creates the phase noise
skirts. Timing jitter occurs mostly due to thermal noise and 1/f noise in the active and
passive devices of circuit design blocks of the PLL clock synthesizer. In particular, the
phase noise of the voltage-controlled oscillator (VCO) is the most important source of
timing jitter in PLL clock synthesizer applications among other sources that contribute to
the phase noise of the PLL output signal. In addition to intrinsic noise sources in the
circuit design blocks of the PLL, the noise on the frequency tuning voltage or current is
also an inescapable source of phase noise. This can be a limiting factor in every voltage
or current controlled oscillator (CCO) employed by communication systems. Sudden
changes in supply voltage and substrate potential can also lead to frequency offsets and
cause random phase fluctuations. This type of noise is often considered as the
interference from the supply and substrate. In practice, among the other sources of noise,
the effect of device thermal noise and 1/f noise, particularly noise in the VCO is
fundamental and it often sets the performance limit for the PLL clock synthesizer.

3
Systematic variations in phase occur due to injection of signals from various parts
of the circuit design blocks of the PLL causing perturbations in the phase of the clock or
oscillator signals. However, these perturbations cause spurious tones instead of phase
noise in the output spectrum of the PLL clock synthesizer. In PLL clock synthesizers, the
spurious tones are mainly produced by the phase-frequency detector (PFD) circuit, the
charge-pump (CP) circuit, and divider circuit located in the feedback loop of the PLL.
In high performance PLL clock synthesizer applications, a low phase noise VCO
is needed for optimal performance. Achievement of low phase noise usually requires an
oscillator with a high quality factor "Q" LC tank circuit. However, implementing a highquality inductor in a standard CMOS process is limited by parasitic effects and often
requires extra nonstandard processing steps. In addition, the integrated LC-tank oscillator
generally has a narrow tuning range and therefore the performance of the PLL clock
synthesizer is sensitive to the process variations. On the other hand, for fully-monolithic
solutions, the ring-oscillator based VCO can be smoothly integrated in a standard CMOS
process without taking extra processing steps because it does not require an inductor for
the frequency tuning. Therefore, implementation of on-chip ring oscillators often results
in a reduced cost and complexity in many PLL clock synthesizer applications requiring a
low phase noise clock output. But the phase noise requirement of a particular application
may raise questions as to their applicability for any particular clock synthesis.
This dissertation researches and formulates the design and implementation of an
ultra-low jitter PLL clock synthesizer employing a differential delay cell ring oscillator
VCO for fully monolithic high frequency applications. This research includes detail
analysis to estimate the phase noise performance of the PLL clock synthesizer. In this

4
dissertation, circuit design techniques that lead to low phase noise and low timing jitter
are described. The important design trade-offs at the circuit and system level are
explored. Comparisons are made with other "state-of-the art" PLL clock synthesizer
realizations published by other researchers in the open literature. Furthermore, this
dissertation describes the circuit and physical design of the prototype ultra-low phase
noise PLL chip.

1.2 Design Specifications
For demonstration purposes, an experimental prototype fabricated in a 0.35 gm CMOS
process technology. The chip is designed based on the analysis of this work to meet the
following specifications:

Table 1.1 Design Target Specifications
Frequency Range

20 MHz — 400 MHz

Input Reference Clock

10 MHz — 36 MHz

Maximum Operating Supply Current

25 mA

Power Supply Voltage Range

3 —5 V

Clock Duty Cycle

45% — 55%

Maximum 1- σ Period Jitter (rms)

12 ps

Maximum peak-to-peak Period Jitter

100 Ps

Phase Noise @ offsets >_ 10 kHz

-118 dBc/Hz

LVDS Voltage Swing

400 mV

Device Technology

0.35-μm N-well CMOS

5
1.3 Thesis Organization
Chapter 2 introduces timing jitter and phase noise properties of the PLL clock
synthesizers. The relationship between timing jitter and phase noise is discussed.
Chapter 3 is an introduction to the analysis and mathematical modeling of the
charge-pump PLLs (CPLLs). In addition, issues concerning the noise modeling are
discussed. In particular, the effects of timing jitter and phase noise at several levels of
phase-locked loop system hierarchy, especially at the VCO level, are discussed.
Chapter 4 presents a detailed description of the system level design and
behavioral modeling of the experimental PLL clock synthesizer fabricated in CMOS
technology. Α design procedures using models developed in Chapter 3 is presented.
Useful expressions for the design of components of the PLL are derived. Circuit design
techniques that help reduce jitter are presented. In addition, an efficient method for the
prediction of the phase noise using behavioral simulation is presented.
Chapter 5 presents the circuit design of the design blocks of the PLL clock
synthesizer and the experimental results for a prototype fabricated in a .35 μm CMOS
process. Comparisons between behavioral level simulations and actual measurements are
discussed. Furthermore, the conclusions based on the results of this work and suggestions
for future work are presented in Chapter 6.

CHAPTER 2
JITTER AND PHASE NOISE IN PLL CLOCK SYNTHESIZERS

1.1 Introduction

A high performance low noise phase-locked loop frequency synthesizer is a key
component in many of modern communication systems. A PLL frequency synthesizer
often generates several sets of phase-synchronous and frequency-multiplied clock or
oscillator signals from a very low noise input reference signal. PLL clock synthesizers
can be considered as a special class of frequency synthesis and are particularly used for
generating the system clock in high-speed data processing and communication
applications such as microprocessors, digital signal processors, wireless transceivers,
serial link transceivers, and disk drive electronics [1-7].
Timing errors limit the performance of communication systems. In PLL
frequency synthesizer applications, timing errors in the clock or oscillator signals used by
a communication system may impose constraints on performance requirements. When
timing error due to phase fluctuations is present in the clock or oscillator signal, the
timing information is severely obscured. Accurate characterization of timing errors
produced by the PLL is crucial in many applications. Phase noise and timing jitter are the
two most popular quantities for characterizing these errors. Both are manifestations of
random variations in the phase of a signal. Timing jitter is the time domain
characterization of this error. Phase noise is its frequency domain characterization. These
random variations in the phase of the clock signal can limit the maximum speed of a
high-speed data communications system, the bit error rate of a communications link and
even the dynamic range of an A/D converter [8-10]. Phase noise in a typical frequency
6
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synthesizer used by a wireless transceiver causes some down-conversion of the
interfering signal into the same intermediate frequency (IF) as that of the desired signal.
The resulting interference significantly degrades the dynamic range of the receiver.
Therefore, improving the phase noise of the frequency synthesizer clearly improves the
signal-to-noise-ratio (SNR) of the desired signal [11-14].
In many of communications applications timing jitter and phase noise are critical
performance parameters and therefore important design considerations. Minimizing the
timing jitter and phase noise in a PLL frequency synthesizer requires a careful analysis of
circuit design blocks that make up the PLL and involves attention to the noise
characteristics of the PLL system itself.

1.2 Basic Applications of Phase Locking

Modern communication systems often require the use of phase-locked-loops. A common
requirement in modern communication systems is that the internal oscillator of the
system must be forced to generate a signal that is phase coherent with the supplied
reference signal. The reference signal may be generated within the system, or it may
come from an external source. Phase locking in this manner is a common requirement in
communication systems that synthesize and demodulate signals. In many of these
applications, the signals are corrupted by noise. The noise makes difficult the process of
generating a phase coherent local reference signal. Noise in the reference signal and
circuit design blocks that make up the phase-locked loop may cause degradations in the
performance of the system that uses signals generated by this phase-locked loop.
Therefore, minimizing noise and developing low-noise techniques in phase-locked loops
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are an active research area and the primary focus of many studies in phase-locked loop
research.
Modern electronic applications that employ phase-locked loops include clock and
data recovery, clock synchronization, clock synthesis that generate the system clock in
sensitive applications, frequency synthesis which generate the local oscillator signals for
the frequency translation in wireless transceivers, PLL modulator and demodulator
applications, and phase-locked receivers.
In clock and data recovery applications, the PLL is used to generate a
synchronized sampling signal from transitions in the incoming data stream [ 15-19]. Clock
synchronization systems use a PLL to lock a local clock signal generated by a VCO, to an
incoming clock signal that already exists. This method eliminates the skew between the
data and clock signals, even when there are delay differences between two paths due to
clock buffering and other factors [20-24] . In synchronous digital circuits such as highspeed microprocessor implementations, there is a clock signal that controls the operation
of different logic blocks. For these applications, an internal clock is required at a higher
frequency than the external reference. In this case the PLL clock synthesizer functions as
a frequency synthesizer [25-32]. Other frequency synthesizer applications include RF
transceivers where a number of closely spaced RF local oscillator frequencies need to be
generated to select the desired incoming channel [ 14], [15]. A high frequency VCO can
be locked to a low phase noise, low frequency crystal reference to obtain the desired RF
frequency. The divide ratio in the feedback path of the PLL can be programmed to tune
the output to the desired frequency [32]. Furthermore, the internal signals of a PLL may
also be used for modulation, or demodulation in communication applications where the
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signal information is contained in the phase or frequency of the signal itself [7], [33]. In
digital communications employing modulation techniques such as BPSK, QPSK, and
FSK, as well as analog communications using ΑΜ and FM techniques are integrated
together with a PLL to modulate or demodulate the desired information [35-38].
Examples of these applications also include the coherent demodulation of the ΑΜ signals
and radar receivers. In receiver applications requiring coherent demodulation, ΑΜ signals
can be demodulated coherently by using a PLL. When the PLL is phase locked to carrier
component of the ΑΜ signal, its VCO produces a sinusoid that is in phase quadrature
with the received carrier. This method of ΑΜ demodulation can produce excellent
results. In a noisy environment it can produce performance which far exceeds the
classical envelope detector [37], [38].
There are several other applications such as radars used for moving target
indication that require the reception of a Doppler-shifted signal. The amount of Doppler
shift is often changing with time, and there can be a large amount of uncertainty in the
frequency of the received signal. One possible solution to this problem is to use a
noncoherent approach based on a wide bandwidth receiver that can capture the signal
regardless of the Doppler shift. However, this approach may bear a significant noise
penalty since the received noise power is proportional to receiver bandwidth. Large
Doppler shifts would require large receiver bandwidths, and large bandwidths would lead
to large amounts of received noise power and poor system performance. Α phase-locked
receiver is an excellent solution to the problem of receiving a Doppler-shifted signal. The
receiver electronically tunes itself so that it tracks out Doppler shift on the received
signal. Therefore, such a receiver can have a bandwidth that is comparable to that of the
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signal, so no noise penalty has to be paid to accommodate the unknown carrier frequency
of the signal [4], [38]. Examples of PLL based applications are summarized in Table 2.1.

Table 2.1 Application Areas of Phase-Locked Loops
1

Clock synthesis and synchronization
•
•

2

Frequency synthesis
•

3

Fiber optic data transceivers [39], [40]
Disk drive electronics [41]
Local area network transceivers [42-45]
DSL transceivers [46]
Serial link transceivers [67], [68]

Modulator and demodulators
•

5

Local oscillator generation for wireless transceivers [ 14], [ 15]

Clock and data recovery circuits
•
•
•
•
•

4

PLL clock generation for microprocessors, DSP, memory [20-27]
General purpose PLL clock generators [28-32]

Non-coherent modulator/demodulator in communications
systems [34], [38], [47]

Phase-locked receivers
•
•

Radars [48]
Spacecrafts [49]

1.3 Non-Idealities in PLL Clock Synthesizers
Phase noise and spurious tones are two major non-idealities in PLL clock synthesizers. In
this dissertation, the terms timing jitter and phase noise are used exclusively to refer to a
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random variations in phase. For the systematic variations in phase the concept of spurious
tones is used. The phase noise of the output signal in PLLs are the result of both phase
noise on the input reference signal and by a number of intrinsic noise sources in the
active and passive devices of circuit design blocks that make up the PLL. These noise
sources may include thermal noise, 1/f flicker noise, supply and substrate noise, and
switching noise of the power supply which may be a major noise source in some
applications [20, 61, 62]. The supply and substrate noise generated by internal and
external sources is highly data dependent and can have a wide range of frequency
components that include low frequencies. Substrate noise tends not to have as large low
frequency components as is possible for supply noise since no significant DC drops
develop between the substrate and the supply voltages [50], [61], [62].
Systematic variations in the phase of the output of PLL due to interfering signals
from various sources in the circuit can also cause timing errors. Interfering signals may
be inadvertently coupled to a clock or oscillator signal through the power supply and
substrate. In charge pump PLLs, the phase-frequency detector generates narrow identical
pulses at both outputs UP and DN, which enable the sink and source current of the charge
pump simultaneously. Since both currents are of equal amplitude and width, the net effect
on the output voltage is zero. But several spikes occur on the output when currents are
switched on and off. These spikes occur at reference frequency and modulate the VCO.
This causes spurious tones in the output spectrum of the PLL at an offset from the carrier
equal to the reference frequency. Other examples of interfering signals include
unavoidable signals such as reference feed-trough in a PLL, which are inherent to the
operation of the circuit. In the frequency domain, this type of interference results in
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spurious modulation tones in the sidebands of the oscillator spectrum, referred to as
spurious tones. In the time domain, modulation can cause an AC variation in the phase of
a signal in addition to timing jitter [20] .
The following two sections discuss a theoretical analysis of phase noise and
timing jitter in frequency synthesizers. First, a phase noise model is developed. Second,
an analysis of timing jitter is presented.

2.3.1 Phase Noise

The theoretical analysis of phase noise in modern frequency synthesizers is often the
most challenging and crucial performance specification that must be met by a frequency
synthesizer. It is also the specification that often proves the most difficult to model and
simulate [12].
In this section, a review of basic phase noise concepts is presented, followed by a
model that allows the designer to take noise data from individual circuit simulations and
predict the overall phase noise performance of an entire PLL frequency synthesizer.
2.3.1.1 Phase Noise Concepts.

Noise in PLL frequency synthesizers is contributed

from all of the circuit blocks and components that make up the synthesizer. Synthesizer
noise performance is usually described as phase noise, which is a measure of how much
the output differs from an ideal impulse function in frequency domain. In many practical
circuits, the effect of amplitude variations could be eliminated by processing the signal in
a limiting stage but the effects of phase variations can not be eliminated. Since the output
of the frequency synthesizer has fixed and limited amplitude we are primarily concerned
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with noise that causes fluctuations in the phase of the output rather than noise that causes
fluctuations in the amplitude. Therefore, the output of a synthesizer may be expressed as
(2.1)
where ωo t is the desired phase of the output and ψ n (t) is the time-variant random phase
fluctuations of the output signal due to any noise sources in the PLL. Phase noise is often
specified in units of dBc/Hz at a given offset, where dBc refers to the level in dB relative
to the carrier.
The phase fluctuation term

ψ (t) in Equation (2.1) may be random phase noise or

discrete spurious tones, also called spurs. The spurs are due to systematic variations in the
phase of the output signal. Systematic variations occur as a result of non-ideal
characteristics, such as current mismatch and unbalanced charge pump circuit causing
charge injection to the loop filter [25], while the phase noise in an oscillator is mainly due
to thermal noise, 1/f flicker noise, and power supply noise, which are random in nature.
Assume the phase fluctuation is of a sinusoidal form as
(2.2)
where ^ is the peak phase fluctuation and wm is the offset frequency from the carrier.
Substituting Equation (2.2) into Equation (2.1) gives
(2.3)
Expanding Equation (2.3) using trigonometric identities yield
(2.4)
For a small phase fluctuation, the above equation can be simplified as
(2.5)
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(2.6)
In Equation (2.6) phase modulated signal includes the carrier signal tone and two
symmetric sidebands at any offset frequency, ±wm , i.e., ±Δω . Α spectrum analyzer
measures the phase noise power in dBm/Hz, but often phase noise is defined relative to
the carrier power as
(2.7)
where sideband (ω0 + Δω, 1Hz) represents the single sideband noise power at a frequency
offset, Δω , from the carrier in a measurement bandwidth of 1-Hz as shown in Figure 2.1,
and

Pcarrier

is the total power of the carrier at the frequency at which the synthesizer is

operating.
Note that the definition in Equation (2.7) includes only the effect of phase
fluctuations, 0n (t) as described. The phase noise has the units of [rad 2/Hz] in the form as
given in Equation (2.7). However, the phase noise units of dBc/Hz often makes more
sense than this linear unit. It is also important to define the distinction between singlesideband and double-sideband phase noise. Single-sideband (SSB) phase noise is defined
as the ratio of power in one phase modulation sideband per Hertz bandwidth, at

an

offset

Δω away from the carrier, to the total signal power.
The SSB phase noise power spectral density (PSD) to carrier ratio, in units
[dBc/Hz], is defined as
(2.8)
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Figure 2.1 The phase noise per unit bandwidth.

Spectral density is usually specified at one or a few offset frequencies. Therefore,
to be a meaningful parameter, both the noise density and the offset need to be specified,
e.g., -120dBc/Hz at 1 MHz offset from the carrier.
If one plots LssB {Δω} for a free-running oscillator as a function of Δω on
logarithmic scales, regions with different slopes may be observed as shown in Figure 2.2.
There are regions in the sidebands where the phase can fall as 1/ f 3 , 1/f 2 , and 1/ f 0
depending on the dominant noise process involved. As shown in Figure 2.2, at large
offset frequencies there is a flat noise floor. At small offsets, one may identify regions
with a slope of 1/ f 2 and 1/ f 3 . The 1/ f 2 region is referred to as the "white frequency"
variation region, since it is due to white noise, or uncorrelated fluctuations in the period
of the oscillator [51], [52]. The behavior in this region is dominated by the thermal noise
in the devices of oscillator circuit. For low enough offset frequencies from the carrier the
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flicker noise of devices dominate other noise sources and the spectrum in this region falls
as 1/f 3 [8], [12].
Equation (2.5) can be combined with Equation (2.7) to obtain

(2.9)

(2.10)

Figure 2.2 Power spectral density of phase fluctuations for a free-running oscillator.

where ψrms is the "rms" phase noise power density in units of [rad 2 /ΗΖ]. Note that single^

sideband phase noise is by far the most common type reported and often it is not
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specified as SSB, but rather simply reported as phase noise. Alternatively doublesideband phase noise can be expressed by
(2.11)

(2.12)
From either the single-sideband or double-sideband phase noise, the rms phase
noise can be obtained in linear domain as
(2.13)

(2.14)
It is also quite common to specify integrated phase noise over a certain
bandwidth. The rms- integrated phase noise voltage of a synthesizer is given by
(2.15)
The limits of integration are usually the offsets corresponding to the lower and
upper frequencies of the bandwidth of the information being transmitted.
In addition, it should be noted that dividing or multiplying a signal in the time
domain correspondingly divides or multiplies the phase noise. Similarly, if a signal is
translated in frequency by a factor of N , then the phase noise power is increased by a
factor of Ν 2 as
(2.16)
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(2.17)

Note that Equations (2.16) and (2.17) neglect noise introduced by the frequency
translation. Otherwise, additional phase noise will be added. Also, note that the phase
noise is scaled by Ν 2 rather than Ν because we are dealing with noise in units of power
rather than units of voltage. For a divide ratio of Ν =10 this would be 20 dB. However,
in applications such as clock synthesis, the input reference clock is usually derived from a
crystal oscillator circuit having very low phase noise such as —150 dBc/Hz at offsets 10
kHz and above.
In practice, as described in [53-56], there are different methods of measuring
phase noise and, depending on the particular method used to measure it, parts of the
spectrum in Figure 2.2 may or may not be observed [12].

Figure 2.3 A superheterodyne radio receiver.

The destructive effect of phase noise can be seen in the front end of a
superheterodyne radio reciver. As shown in Figure 2.3, a typical RF front-end consists of
a low noise amplifier (LNA), a mixer, and a local oscillator (LO). Suppose the receiver
tries to capture a weak desired signal in the presence of a strong signal (interference) in
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an adjacent channel. If the LO has large phase noise, as shown in Figure 2.4, some
downconversion of the interfering signal into the same intermediate frequency (IF) as that
of the desired signal occurs as shown in Figure 2.4. Therefore, improving the phase noise
of a frequency synthesizer clearly improves the signal-to-noise ratio (SNR) of the desired
signal in a radio receiver.
Phase noise in the local oscillator of a receiver can cause some of the energy of
interfering signals in adjacent channels to mix on top of the desired channel as indicated
in Figure 2.4. This phenomenon is known as reciprocal mixing of the adjacent channels
with the phase noise of LO. The particular example shown in Figure 2.4 can also be used
to illustrate calculations of phase noise specification in a receiver. The phase noise
requirement to achieve a desired SNR can be predicted using Equation (2.7) for a given
interfering signal power. This prediction can be done by calculating the total inband noise
power with respect to the carrier. The inband noise power relative to the carrier is
calculated by integrating the phase noise spectrum over the band of interest. This
relationship can be expressed by
(2.18)
where Δf ;n and Δf

„

ax

are the offset frequencies from the center of the channel to the

edges of the adjacent channel.
Assuming that the phase noise, LW} , has 1/ f 2 slope between Δf „ and
ί

i.e., L(Δf) K. (fo / Δf )2 Equation (2.18) reduces to
(2.19)
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Figure 2.4 Effect of phase noise in presence of adjacent strong interferer.
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The minimum SNR is given by
(2.20)
where P ig and Pant are the desired and interfering signal powers, respectively.
In order to get an idea about the phase noise specifications required in modem
wireless communications, several examples can be given to illustrate the calculation of
phase noise requirement for the local oscillator of a receiver. Consider the example in
Figure 2.4. Assume that the incoming signal spectrum in this example consists of a small
desired signal at a power level of —75 dBm and the interfering signal in the adjacent
channel with a power level of —60 dBm. If the SNR requirement is 15-dB at the output of
the receiver and the adjacent signal power is at a level of-60 dBm (worst case) compared
to the desired channel of power level of —75 dBm. The total phase noise energy allowable
in the neighboring channel band is calculated from Equation (2.20) to be —30 dBc, i.e.,
-30 dB relative to the power of the carrier; 15 dBc for the SNR requirement and 15 dBc
to cover the difference in incoming power levels. Assuming a channel spacing of 1.0
MHz in the particular wireless standard, this translates into a net power spectral density
of-90 dBc/Hz, as illustrated in the following equation.
(2.21)
For the second example, assume a channel spacing of 1 MHz, so that
Δfnun =100kHz and Δf χ =1100kHz . If an adjacent interfering signal is 40 dB stronger
than the desired signal and the SNR requirement is 20 dB at the output of the receiver, the
maximum allowable phase noise is calculated from Equation (2.20) to be —120 dBc/Hz at
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a 330 kHz offset from the carrier. This specification is equivalent to a phase noise of
—116 dBc/Hz at a 100 kHz offset.
The above calculations clearly indicate that very low levels of phase noise are
required for the frequency synthesizer (LO) of a receiver, even though modest levels of
SNR and required adjacent blocking channel power are permitted.

2.3.2 Timing Jitter
Uncertainties in transition instants of a periodic waveform that are responsible for phase
noise can also be observed in time domain as timing jitter. The deviation of zero
crossings of a waveform from their ideal position in time is called timing jitter. This is of
great interest in high-speed communication systems such as optical communications
because timing jitter represents the extent to which the zero crossings of a waveform are
corrupted. There are more definitions of timing jitter. The deviation of each period from
the ideal value can also be called timing jitter. These descriptions of jitter have subtle
differences and therefore several definitions of timing jitter are given in the literature
[61], [64].
As shown in Figure 2.5, the deviation of each transition point of χ2(t) from its
corresponding point in x i (t) can be measured to quantify the jitter. The waveform, x i (t)
represents the ideal time base. This type of jitter is called "absolute jitter" because it is
the result of comparison with an ideal time base, i.e., absolute points in time. Since the
deviations shown in waveform x2(t) are random, a very large observation period is
needed to determine the root mean square (rms) value of absolute jitter. The absolute
jitter in a waveform is given by
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(2.22)

Referring to Figure 2.5 and using the transition points Δ7 , ΔT2 ,

, ΔΤ, of the

waveform χ2 (t) , another definition of timing jitter known as "cycle-to-cycle jitter" can
be made. The cycle-to-cycle jitter is determined by measuring the difference between
every two consecutive cycles of the waveform and taking the root mean square value as
(2.23)
As mentioned above, absolute and cycle-to-cycle jitter are two most commonly
used definitions of jitter to characterize the signals in time domain. Another type of jitter
known as "period jitter" is also defined and proved useful when measuring signals in
modem high frequency oscilloscopes [65], [66]. The period jitter is defined as the
deviation of each cycle from the average period of waveform, T, and is given by
(2.24)

Since phase noise and timing jitter are interrelated it is useful to establish a
relationship between them. Modem measurement instruments and simulation tools can
characterize or predict both quantities. However, it is often common practice to measure
only one of these quantities in most of the applications. Therefore, use of several explicit
formulae that convert one of these quantities into another may provide insight into the
particular problem at hand. In PLL literature, several insightful expressions are already
developed. These expressions have a lot of practical utility [51], [59], [60], [61], [64].
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Several expressions are reiterated here to provide insight into the PLL clock synthesizer
design.

Figure 2.5 Clock jitter with measured variance versus delay time.

As formulated in Equation (2.23), the actual signal is compared with an ideal time
base for the measurement of the absolute jitter. As indicated in Figure 2.5, the deviation
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of each zero crossings is ΔΤ = (2π /T0) • ψ (t) , where ψ„,1(t) denotes the value of
random phase fluctuations in the vicinity of zero crossing number j [64]. The variance of
absolute jitter can be defined as

(2.24)

(2.25)
The summation term in Equation (2.25) can be approximated by an integral as

(2.26)

The limit represents the average power of ψ, (t) and from Parceval's theorem
[64], this term can be calculated as the area under the spectrum of ψ, (t) as
(2.27)
The jitter variance σá τ is different than the cycle-to-cycle jitter. This is the total
error variance with respect to an ideal time base, as shown in Figure 2.5. This term
represents the accumulated timing error from time zero to time ΔΤ . For a free running
oscillator, a perturbation in the phase during one period of oscillation changes the starting
point of the next. For uncorrelated Gaussian errors the jitter variance of the timing error
increases with the measurement interval ΔΡ and grows linearly. The total timing error
variance tends towards infinity for long enough time, but practical observation
bandwidths limit the value to a finite number as indicated in Figure 2.5 [8], [ 12], [59].
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As mentioned earlier, for "white frequency" variation region with 1/ f 2 phase
noise sidebands shown in Figure 2.2, the Equation (2.26) predicts the linear ramp shown
in Figure 2.5. For regions with other spectral shape, the total jitter variance exhibits a
different shape. For PLL clock synthesizer applications the region of the phase noise
spectrum influenced by 1/ f noise of devices is not as important as other regions in
phase noise spectrum [8].
As indicated in Figure 2.5, the timing jitter accumulation or growth in jitter
variance σ^ T occurs because any uncertainty in an earlier transition affects all the
following transitions, and its effect persists indefinitely. Therefore, the timing uncertainty
when ΔΤ seconds have elapsed includes the accumulative effect of the uncertainties
associated with transitions [12]. A typical measurement result of the standard deviation,
σΔτ

versus delay time ΔΤ exhibits regions with slopes of 1/2 and 1 as shown in the

logarithmic plot of Figure 2.6. In the region with the slope of 1/2, the standard deviation
of the jitter after ΔΤ seconds is
(2.28)

where κ is a time-domain figure of merit which depends on the VCO design.
Similarly, the standard deviation of the jitter in the region with slope of 1 may be
expressed as
(2.29)

where β is another proportionality constant.

27

Figure 2.6 Root-mean-square (rms) jitter versus measurement time [12].

In most of high-speed communication applications, it is desirable for σ ΔΤ to
decrease at the same rate as the frequency increases to keep constant ratio of the rms
timing jitter to the period. If this timing jitter is expressed in terms of the phase
(Δψ = 2πΔΤ / 7o ), then the standard deviation of the phase error per cycle oscillation is
given by
(2.30)

where 7o is the period of oscillation.
Equation (2.30) is also called "phase jitter" and is more useful measure in many
applications. Phase jitter is defined as the standard deviation, σΔΨ , of the phase difference
between the first cycle and

mίh

cycle of the clock. Several examples can be given using

the definitions in Equations (2.28) and (2.29) to estimate the jitter for a required SNR in
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data converters [12]. Consider applying a sinusoidal input voltage, V o sin(ωo t) , to the
sample and hold circuit shown in Figure 2.7. If the sampling clock applied to a switch has
timing jitter with a standard deviation of σ ΔT , the equivalent error in the sampled voltage,
av, is related to the timing jitter through the slope of the sinusoid as
σν =Va cos(ωo t)σΔT

(2.31)

In most applications, since there is no correlation between the sampling clock and
the applied waveform, the SNR can be calculated by averaging the power of the error in
Equation (2.31). Therefore, the relationship between the SNR and timing jitter can be
given by [ 12]
(2.32)

If an SNR of 40 dB is required at a sampling rate of 25 MHz, the rms-period jitter
can be calculated using Equation (2.32) that it must be less than 63.5 Ps.

Figure 2.7 The effect of timing jitter sampling error in a sample-and-hold circuit.

CHAPTER 3
ANALYSIS AND MODELING OF CHARGE-PUMP PHASE-LOCKED LOOPS

3.1 Introduction to Phase-Locked Loops
A phase-locked loop is a closed-loop feedback control system that generates and outputs
a signal in relation to the phase and frequency of an input reference signal. The general
theory of the PLL is well established in literature. The literature base dealing with phaselocked loops is large and extensive [1], [3], [4], [5], [7], [33], [34], [71]. A typical PLL
has the basic structure of the closed-loop system shown in Figure 3.1. Since each of the
circuit design blocks shown in Figure 3.1 can be implemented in unique ways, there are a
number of different types of PLLs. The charge-pump phase-locked loop (CPLL)
architecture offers one of the most preferred PLL architecture for VLSI implementations
in modern electronic systems because CPLLs are supposed to provide the simplest and
most effective design platforms for monolithic implementations. Modem communication
systems widely employ CPLLs to generate precision clock signals in a number of
applications including wireless transceivers, serial link transceivers, microprocessors, and
several other applications described in chapter two.

Figure 3.1 Phase-locked loop block diagram.
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Α typical CPLL architecture is shown in Figure 3.2. The major circuit design
blocks of a basic CPLL generally consists of a phase-frequency detector (PFD), a chargepump circuit (CP), a loop filter network (LF), and a voltage controlled oscillator (VCO).
One of the main reasons for widely adopted use of the PFD/CPLL with a second-order
loop filter (type-2 PLL) in modem communication systems is the error correction
capability of the type-2 PLL which provides a zero static phase offset [88]. The PFD/
CPLLs in type-2 PLL configuration as shown in Figure 3.2 also provide flexible design
tradeoffs by decoupling key design parameters such as the loop bandwidth, damping
factor, and lock range. In PLL clock synthesizer applications, a divider is also used in the
feedback path to multiply the input reference clock with this factor.

Figure 3.2 Third-order charge-pump PLL block diagram.
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Figure 3.3 State diagram of phase-frequency detector.

The PFD is capable of comparing the phase of two signals and producing an
output signal, which is a pair of digital pulses corresponding to the phase-frequency error
between the input reference clock and the VCO output. The operation of the PFD can be
explained by the use of the state diagram shown in Figure 3.3. The charge-pump circuit is
conrolled by the digital pulses generated at the output of the PFD. The CP then converts
the digital pulses into an analog current that is converted to a voltage using the passive
loop filter network. The loop filter is a low pass filter used to filter the error signal
coming form the phase detector and is designed to correctly compensate the feedback
loop in the PLL. The resulting control voltage drives the VCO. The voltage-controlled
oscillator produces an output frequency that is proportional to the control voltage at its
input. The negative feedback loop forces the phase-frequency error to zero.
Due to sampled nature of the phase detector and the loop divider, the PLL cannot
be treated as a continuous time system in its strictest sense. In addition, the loop
components such as phase/frequency detector and VCO are not exactly linear. However,
if the loop bandwidth is less than one-tenth of the reference input frequency then the loop
components can be approximated by linear functions and the continuous time Laplace
domain, i.e., s-domain representation can be used.
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The continuous time approximation is not valid if the loop bandwidth approaches
the input reference frequency. In that case, the discrete time or sampled nature of the loop
should be taken into account in order to get accurate simulation results [73]. For this
reason, the discrete time z-domain analyses should be employed to determine the loop
dynamics of the PLL. The sampling also introduces stability problems that do not exist in
continuous time networks. In addition, the sampling introduces inherent sampling delay
which tends to decrease phase margins compared to continuous time analyzes. Sampling
also causes aliasing of the noise at the offset of sampling frequency to the base band
frequencies. For this reason, in monolithic implementations the loop bandwidth is usually
constrained to less than one-tenth of the input reference frequency to maintain stability
across process and temperature extremes. A discrete time model using the impulse
invariant transformation was proposed by several authors [1], [72], [73], [88].
In this dissertation, an exact analysis for a third-order CPLL is presented. If the
response of the components in a PLL is linearized, then for small perturbations in phase
the small-signal AC model of the PLL shown in Figure 3.4 can be applied.

Figure 3.4 Steady-state phase domain model of CPLL.
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3.2 Modeling the Linear CPLL
If the response of the circuit design blocks of the PLL is linearized for small
perturbations in phase of the signal, the small-signal AC model of the PLL shown in
Figure 3.4 can be applied. In this model, the phase of the output is compared to the input
reference through the phase-frequency detector, and error signal proportional to the
difference is produced. The constant of proportionality is the PFD gain, i.e., Ι p / 2π ,
which is amps/radian for the CPLL applications. However, the error signal can also be a
charge depending on the application. In this case, the forward gain of the loop is given by
(3.1)
In this model, the VCO is an ideal integrator with gain of Κ„Ο . The unit of Κvί0 is
radian/volt. The open loop gain can be expressed as
(3.2)
where K F is the forward gain of the PLL and has units of radian/second. Putting all of
these pieces together, a closed loop transfer function for a negative feedback loop is
obtained
(3.3)

The exact nature of the transfer function in Equation (3.3) is not definite until an
expression for the loop filter is explicitly given. In the simplest form, Ζ(s) may be a
constant factor, representing a gain or attenuation. In that case, the loop is a first-order
system. More practical implementations employ a loop filter for Ζ(s), which adds another

34

pole to the system. The addition of that pole allows more flexibility in the design of the
PLL and trade-offs in its performance parameters. To obtain a zero-stabilized, secondorder loop, consider a loop filter function
(3.4)
where Κ . =1 / C .
Z

The loop filter has a pole at the origin and a zero at a frequency ω =1 / τ , just
Z

Z

below the unity gain of the PLL loop transmission. 1n this case, the closed loop transfer
function can be defined as
(3.5)

The resulting CPLL in Equation (3.5) is of second-order and it can be expressed
as

(3.6)

where the natural frequency ω and the damping factor, ζ are defined as
n

(3.7)

(3.8)
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Using Equation (3.8), the closed loop transfer function, Η(s) , can be written in
the following form:

(3.9)

The order of the system refers to the highest degree of the polynomial expression
1+ Go , = 0 - C.E , which is called the Characteristic Equation (C.E). The roots of the C.E
in Equation (3.3) become the closed-loop poles of the overall transfer function Η(s) .
Substituting Equation (3.4) into Equation (3.2) yields
(3.10)

Since the open loop gain has two poles at the origin, this topology is called a
type-2 PLL.

3.3 Stability of Type II PLL
Figure 3.5 illustrates the Bode plot of the open loop gain given in Equation (3.10). As
shown in Figure 3.5, these plots suggests that if Ι,Κ v^o decreases, the gain crossover
frequency moves toward the origin, degrading the phase margin. The degradation of the
phase margin causes stability problems.
In addition to the frequency domain analysis of the magnitude and phase
components of the transfer function, it is also possible to construct the root locus of the
closed-loop system in the complex plane [6].
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Figure 3.5 Stability degradation of CPLL.

For I DKVCO =0, the loop is open and both poles lie at the origin (such condition
exists when Ιp = 0. For Ι p κv ^o > 0, we have, s 12 = —ζω„ ± ω„ .Jζ 2 — 1, and since
ζ oc

, JΙ,Κ„

Ο

,

the poles are complex if Ι,,Κ Κ^o is small. The root locus of the type II PLL

is shown in Figure 3.6. As Ι,Κ 0 increases , s, and s 2 move on a circle centered at
σ = —1 /(R C ) with a radius 1 /(R C ) as shown in Figure 3.6. The poles return to the real
Z

Z

Z

Z

axis at ζ =1, assuming a value of —2 /(RC). For ζ >1, the poles remain real, one
approaching —1 /(R C ) and the other going to —oo as ΙpΚvco — c. Since for complex s,
Z

Z

and s 2 , ζ = cos φ , as ΙΡ Κ. exceeds zero, the PLL system becomes more stable [6].
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Figure 3.6 Root locus for a second-order PLL with a perfect integrator.

The type-2 PLL without a parallel capacitor, C p suffers from a critical drawback.
Since the charge pump drives the series combination of R and C, each time a current is
Z

injected into the loop filter, the control voltage experiences a large voltage jump. Even in
the perfectly locked condition, the mismatches between lup and

Idn

and the charge

injection and clock feed through of switches S, and S2 introduce voltage jumps in

VCtrl

The resulting ripple severely disturbs the operation of the VCO, causing excessive jitter
at the output of the VCO. A second capacitor in parallel with R and C combination is
Z

Z

added to suppress the initial step. The passive loop filter is that of second order, yielding
a third-order PLL and creating stability difficulties [88]. The capacitor Cp introduces a
pole and therefore the phase degradation due to this pole has to be accounted for by a
proper choice of the other loop parameters. As mentioned previously the second capacitor
Cp is chosen much less than one-tenth of C, in order not to cause a drastic change in the
closed loop time and frequency responses of the second-order PLL. The dynamics of the
third-order CPLL is discussed in the following section.
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3.4 Third-Order CPLL

The three-state PFD creates UP and DN pulses depending on the phase difference
between the positive edges of the reference and the VCO output. The CP converts the
digital pulse to an analog control voltage through a passive loop filter. The loop filter
consists of a resistor R in series with a capacitor C. The CP current source and the
Z

capacitor C form an integrator in the loop and the resistor introduces a stabilizing zero
Z

to improve the phase margin and therefore improve the transient response of the PLL.
However, the resistor causes a ripple of value I R on the control voltage at the
Ρ

Z

beginning of each PFD pulse. At the end of the pulse, a ripple of equal value occurs in the
opposite direction. This ripple has a modulation effect on the VCO output frequency and
introduces excessive jitter in the output. A small capacitor Cp is included in parallel with
R and C network as shown in Figure 3.2 to suppress the ripple induced jitter at the
Z

Z

output of the VCO. The capacitor Cp introduces a pole in the transfer function of the
passive loop filter, increasing the order of the system to three. In practice, the phase
degradation due to this pole has to be accounted for by a proper choice of the other loop
parameters.
In this dissertation, as explained in Section 1.1, the basic charge-pump model is
created depending on assumptions of a small error meaning that the loop is linearized,
and also the narrow bandwidth as compared to the input reference frequency. This
approximation is called the continuous-time approximation [88]. Therefore, the selection
of the loop components and parameters I
approximation.

p

,

R, C, and Cp is determined by this
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When the PLL is in near lock condition, a mathematical model for linear
representation of the PLL behavior shown in Figure 3.7 can be used to predict the
frequency and time domain characteristics of the CPLL. The gain of the PFD along with
the CP can be shown to be I,, / 2π . The transfer function of the passive loop filter, Ζ(s) ,
can be derived using linear analysis. The PLL system is a type-2 third order charge-pump
PLL. The type of the system refers to the number of poles at the origin for the open loop
transfer function, G (s) as specified in Equation (3.2). The order of the system refers to
01

the highest degree of the polynomial expression in the closed loop transfer function,
Η(s) .
From Figure 3.7(a), the forward transfer function as given in Equation (3.1) can
be written as;
(3.11)
where Ι / 2π (amps/rad) is the gain of the PFD/CP and Κ ^ is the gain of the VCO.
,

V 0

The transfer function of the passive loop filter shown in Figure 3.7(b) is equal to
(3.12)
Two time constants can be defined for the transfer function of the filter
(3.13)

(3.14)
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(b)
Figure 3.7 (a) Steady-state linear model for third-order CPLL (b) passive loop filter.

The open loop transfer function is written from Equation (3.2)
(3.15)
Substituting Equation (3.13) into Equation (3.15) yields
(3.16)
where the unit of

is radian/volt.

Equation (3.16) can be expressed in terms of poles and zeros of the open loop
transfer function as
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(3.17)

(3.18)

(3.19)

The crossover frequency

ωί , equals approximately

The open loop frequency response, G01 (s) , is used to determine the loop filter
parameters by ensuring the loop stability [74, 75]. The loop has a zero and three poles.
The Bode plot is shown in Figure 3.8. The phase margin degradation due to the third pole
ωp3 is

mathematically expressed by
(3.21)
A careful analysis of the Bode plot in Figure 3.8 reveals a relatively flat portion of

the phase plot where the phase lag due to the third pole nearly cancels the phase lead
introduced by the zero. Using Equation (3.21) and by choosing

ωZ = ω

'.

/4 and ω p3 = 4ω,
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yields a phase margin, ΨPM = tan -1 (ω° / ω / 4) — tan - ' (ω° / 4ω° ) 60° , which is the typical
design goal in most of the monolithic implementations.

Figure 3.8 Bode plot of third-order loop gain.

The goal in IC design is to maintain stability over process and temperature
corners while having an optimal closed loop bandwidth. There is no direct trade off
between ζ and ωn in charge-pump PLL architecture as seen in Equations (3.7), (3.8), and
(3.18). In addition, an optimal choice of the capacitor ratio CZ / Cp leads to a phase
margin that is relatively immune to process variation [72]. The maximum phase margin
can be obtained by taking the derivative of the phase margin, ΨPM , in Equation (3.21) and
equating it to zero. The maximum phase margin occurs when
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(3.22)

Substituting Equation (3.22) into the phase margin expression given in Equation
(3.21) yields

(3.23)

(3.24)

With a robust phase margin such as

ΨΡΜ

60° , Equation (3.24) can be used to

define the ratio between two capacitors of the passive loop filter.
Substituting Equations (3.11) and (3.17) into Equation (3.3), the closed loop
transfer function of the third order CPLL can be expressed in the following form

(3.25)

where Κ =1 /(CZ + Cp ) .
The zero and third pole of the loop, ωZ and

ωp3

, are given in Equation (3.18) and

Equation (3.19), respectively. The common practice when designing a third-order CPLL
is to initially neglect C, and design for a second-order system to meet the desired
specifications. Α small capacitance Cp is then added. The value of Cp can be calculated
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using either Equation (3.24) and the specified ΨΡΜ , or it can be chosen 20 times smaller
than C to obtain a reasonable phase margin.
Z

3.5 Transient Characteristics of CPLL

The derivations of the previous sections were based on the steady-state operation of the
PLL, i.e., the PLL is near lock condition, in which a constant reference frequency is
applied and the division modulus is fixed. However, the operation of the PLL must also
incorporate the dynamic behavior of the loop at startup and when the division modulus or
the input reference frequency is changed. The dynamic behavior of a CPLL at startup and
when programming the loop divider ratio, is an important performance parameter. The
objective of the analysis of the dynamic behavior is to study the time-domain response of
the PLL. Assuming the loop is initially locked, the PLL behaves as a feedback system,
which compares excess phase of the VCO output with the input reference phase. As
shown in Figures 3.2 and 3.4, the PFD and CP circuits function as an error amplifier that
compares two phases. However, the dimension of the signals change throughout the PLL
from phase to current through the PFD and CP, from current to voltage through the LF,
and from voltage to phase through the VCO.
For the sake of simplicity, the second order loop with the transfer function given
in Equation (3.9) is used for the time domain analysis. In order to analyze H(s) , a
relationship between the input and output frequencies is handy to use. The instantaneous
frequency of a waveform is equal to the time derivative of the phase

w = dψ / dt .

Since

the frequency and the phase are related by a linear operator, the transfer function given by
Equation (3.9) applies to variations in the input and output frequencies:
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(3.26)

This result predicts that if ω^n changes very slowly (s -> 0) , then woof tracks ωίn ,
because the loop is assumed locked. Equation (3.26) also indicates that if

ω

changes

abruptly but the system is given enough time to settle (s —* 0) , then the change in
woof

equals that in N • ω. . This observation aids the analysis of the PLL when performing

transient analysis. It is also helpful to visualize the transient response of the PLL in terms
of frequency quantities rather than phase quantities.
As indicated in the linear model of Figure 3.4, the phase of the output is compared
to the input through the PFD. Then an error signal

Ιουt

proportional to the difference is

produced. The constant of proportionality is the PFD gain, which is amps/radian for the
CPLL applications
(3.27)

The error signal is applied to the loop filter with the transfer function Ζ(s) given
in Equation (3.12), and used to drive VCO. The VCO output frequency is given by an
equation as
f0

_

.ff

+ KVιo ·

ν

1

(3.28)

where f'. is the free running frequency of the VCO with a control voltage of zero.
The output phase is the integral of frequency over time. Assuming that the loop
has first attained lock between the input and the output, then the small signal phase at the
output is given in the s-domain by
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(3.29)
The factor 1 / s is due to the integration. As it is obvious in Figure 3.4, a change in
woof

must be accompanied by a change in

considering the Laplace transform of the phase

Τζtrl

. Using the Equation (3.31) and

win =

de r / dt , the closed loop response

can be expressed by
(3.30)
Equation (3.30) indicates that monitoring the response of Vctrj to ω1 yields the
response of the closed ioop system. The second-order transfer function of Equation (3.9)
suggests that the step response of the system can be overdamped, critically damped, or
underdamped. The analysis of the denominator, s 2 + 2ζωn s + ω, , reveals that the system
has two poles given by
(3.31)
Therefore, if ζ >1, both poles are real, the system is overdamped, and the transient
response involves two exponentials with time constants 1 / s, and 1/s 2 . In the case of
ζ < 1, the poles are complex and the response to an input frequency step

ω1 = Δωu(t) is

equal to
(3.37)

(3.32)
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where wout denotes the change in the output frequency and Θ = sin - ' ‚j1—‚ 2 .

Figure 3.9 Response of PLL to an input frequency step.

Thus, as shown in Figure 3.9, the step response contains a sinusoidal component
with frequency ω„ ‚/l — y2 that decays with a time constant (ζωn )-` . It is obvious from
Equation (3.30) that the PLL exhibits the same response if a phase step is applied to the
input and the output phase is monitored.

The settling speed or lock time of PLLs is of great concern in most applications.
Equation (3.32) indicates that the exponential decay time determines how fast the output
approaches its final value, implying that ζωn must be maximized. As shown in the linear
model of Figure 3.7, even if the PLL is locked to the correct frequency there is still a
small phase error,

«err

(t) _ ψre f (t) — Ψdw (t) The design task is to find how long it takes for
.
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the VCO output frequency to settle within a given frequency error. As indicated in Figure
3.9, in order to find the response of the PLL to a phase step, the closed loop transfer

function given in Equation (3.9) is multiplied by a step function, and the inverse Laplace
transform is taken to convert the response to a time domain function as given by
Equations (3.31) and (3.32). The lock time follows readily from these two equations by
taking the natural logarithm of Equation (3.32) and may be given by
(3.33)

where ,f 'accuracy is the specified accuracy of the PLL output frequency, f and f2 are two
,

programmable frequencies of a PLL clock synthesizer in which the VCO output switches
from the frequency f to frequency f2 by changing the N counter of the loop divider
[76], [77].
Equation (3.33) predicts the settling or lock time for a second-order system.
However, as discussed in Section 3.4, PLL clock synthesizers are never a system of
second-order. Instead, a typical CPLL is a third-order system. Therefore, additional poles
in the transfer function as indicated in Equations (3.25) are considered. A design
methodology will be given in the next chapter.

3.5.1 Tracking Behavior of the PLL
In order to analyze the tracking characteristics of the CPLL, the phase error function
Y'err (t) = Ψτef (t) — ΨdΙV (t) that results from a specified input phase ψref

(t)

is evaluated. As

shown in Figure 3.7, assuming the loop is initially locked, and the phase error is
sufficiently small to justify the assumption of linearity.
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The steady state phase error

Ψerr ss

, which is the value of the phase error

Terr

after

transients have died away, may be calculated by means of the final value theorem of the
Laplace transform as in the following:
(3.34)

There are two cases for the analysis of the dynamic characteristics of the loop. In

the first case, assuming that the input reference has a phase step of magnitude Δψ , the
steady-state phase error for a first-order loop (specified in Equation (3.2)) may be
expressed as

(3.35)

In practice, the situation of switching from one frequency to another occurs when
the division modulus in the clock synthesizer is abruptly changed to program a new
output frequency. The forward gain of the PLL must be selected as high as possible to
make the phase error Ψerr,ss small.
As indicated in above discussion, the open loop gain expression given by
Equation (3.2) is useful for determining phase disturbances at the output of the system in
response to phase perturbations at the input. In addition to analyzing the steady-state
behavior of the system, it is also important to determine the transient phase error caused
by particular inputs. These inputs are commonly encountered inputs in PLL clock
synthesizers. One of the most encountered situations in clock synthesis applications is the
programmable change of the feedback division modulus to create a new output
frequency. This situation is equivalent to a frequency step of magnitude Δω . In addition
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to the transient analysis presented previously in this section, the transient behavior of the
loop can also be analyzed using the phase error function

Y'err,ss

and considering a first-

order loop as specified in the following equation:
(3.36)
Taking the inverse Laplace transform of Equation (3.36) yields
(3.37)
Equation (3.37) states that the final frequency is created after an exponential settling with
a time constant τ, =1 / ω, . Using the time domain phase error function given in Equation
(3.37) and by taking the natural logarithm of that equation, the settling time or lock time
of the loop can be calculated as
(3.38)
where ε = fαccυracy /(f2 — f,) is the frequency accuracy term, which determines how the
loop settles to a new frequency with a specified accuracy, e.g., 0.1%.
In a typical PLL clock synthesis application, assuming that the VCO output
frequency is switched from 50 MHz to 150 MHz (this is equivalent to a frequency step of
100 MHz) with a specified frequency accuracy of 100 Hz, if the loop bandwidth is 180
KHz , the lock time (settling time) is calculated using Equation (3.38) to be 10.2 μs.

3.5.2 Acquisition
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In the previous section, it is assumed exclusively that the loop is already in lock and
therefore operates linearly. However, the lοορ starts with an unlocked condition during
the power-up sequence, and must be brought into lock. This task may be accomplished by
either the natural actions of loop or with the help of auxiliary circuits. The process of
bringing a loop into lock is called acquisition. If the loop acquires lock by itself, the
locking process is called self-acquisition and if it is assisted by auxiliary circuits, the
process is called aided acquisition [1].
The transition of the loop from unlocked to locked condition is inherently a
nonlinear process because the phase detector senses unequal frequencies at its inputs.
Modem PLLs incorporate frequency detection in addition to the phase detection. This
technique is called "aided acquisition" and performed by employing a phase and
frequency detector. The idea is to compare ω. and wont by means of a frequency detector,
generate a DC component proportional to the frequency difference

ω1n — wout , and apply

this result to the VCO in a negative feedback lοορ. At the beginning, the frequency
detector drives wont toward

ω

while phase detector remains idle. When

jω1n — wout I is

sufficiently small, the phase detector takes over, acquiring lock. The phase and frequency
detection scheme increases the acquisition range to the tuning range of the VCO [3], [6].

3.6 Analysis of Phase Noise in PLLs

Every circuit design block of the PLL generates noise. A linear model of CPLL with
noise sources is shown in Figure 3.10. Two main noise sources are that of the VCO,
modeled by Ov^o n , and the noise from the reference signal, O r n . The noise of the phase
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detector, frequency dividers, charge-pump, and loop filter can all be represented by Or,n

•

Therefore, these noise sources can be classified as the noise injected from the input
reference signal and noise generated internally in the circuit design blocks. When used in
a phase-locked loop system, the phase noise of a VCO is shaped by the action of the loop.
In open loop applications, a free running VCO phase noise is simply called oscillator
phase noise, while the phase noise of a VCO inside a phase-locked loop is called PLL
output phase noise because the phase noise of the VCO is changed by the noise-shaping
characteristic of the PLL. In addition to the noise introduced from the VCO, the reference
signal has its own phase noise spectrum and the output phase noise of the PLL depends
on this contribution as well. However, in PLL clock synthesizer applications, the input
reference clock is often generated using a high-Q factor crystal resonator and has a very
low phase noise characteristic. Therefore, the phase noise of the input reference clock
doesn't contribute to the overall phase noise of the PLL.
The block diagram of a typical charge-pump PLL clock synthesizer suitable for
monolithic implementations was shown in Figure 3.2 along with the corresponding
steady state, linear phase domain model shown in Figure 3.4.
The first-order closed loop transfer function given in Equation (3.3),
Η(s) = (K Pd KVCO Z(s))/(s + KPdKVCOZ(s)/ N) has a low pass nature. It determines how the
noise injected from the input reference and phase detector is handled by the loop.
For the analysis of phase noise, the magnitude square of the first-order closed
loop transfer function is calculated from Equation (3.3) as
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(3.39a)

(3.39b)

Equation (3.39) states that the reference noise power is multiplied by Ν 2 within
the loop bandwidth and shaped by the closed loop response of the PLL.
Figure 3.10(b) is used for deriving the effect of the input reference noise.
Similarly, Figure 3.10(c) displays a model used for evaluating the effect of the VCO
noise. The noise of the reference signal, phase detector, charge pump, loop filter, and
feedback divider can all be represented by O, n . The noise transfer functions from Or n to
G out and

to G out can be expressed as

(3.40)

(3.41)

Assuming initially that the loop filter has a constant transfer function, i.e.,
Ζ(s) _ Κ^ f . The open loop transfer function then becomes

(3.42)
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Figure 3.10 PLL noise model: (a) noise sources (b) reference noise (c) VCO noise.
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Equations (3.40) and (3.41) are then simplified as

(3.43)

(3.44)

where ωω is the crossover frequency of the open loop transfer function

G01

and given by
(3.45)

Equation (3.45) indicates that the noise from the reference signal has a low pass
function with a 3-dB cutoff frequency ωω . At low frequencies the transfer function
becomes
(3.46)
This low frequency noise amplification is expected from the frequency
multiplication of the PLL. However, at high frequencies O r n is attenuated and the
attenuation increases by 20 log(n — m) dB/dec of the frequency, where

n

is the order of

the loop and m is the order of Ζ(s) [14].
The noise transfer function from VCO to the output has a high pass function.
Noise at high frequencies passes without attenuation, i.e., G out (s) / O vco n

(s) 1

because

the feedback action of the loop is too slow to suppress the noise components. At low

56

frequencies there is a first order roll-off, as the loop feedback becomes stronger with
smaller frequencies. The 3-dB cutoff frequency of the high pass function is also ωω .
Based on this first-order analysis, it can be stated that the PLL noise is dominated by
reference noise at low frequencies and by VCO noise at higher frequencies. The noise of
the feedback frequency divider, phase/frequency detector, and charge pump are simply
added to the reference noise and usually negligible in a careful design as will be shown in
Chapter 4. However, loop filter noise has to be taken into account especially when the
VCO gain Κv'0 is large. The only source of noise in the loop filter of a third-order PLL is
the series resistor R. The equivalent voltage noise of R Z and is given by definition
(3.47)
Referring to Figure 3.10(α), the transfer function from Τζ, to the output is defined
as
(3.48)
Because of the additional zero in Equation (3.48) compared to Equation (3.43) the
output noise due to the thermal resistor

R,

initially increases with frequency and then

starts decreasing. Therefore, it is critical to make sure that the thermal noise of the
resistor RZ does not contribute too much to noise peaking at low frequencies while
maintaining low noise at higher frequencies.
Although above analysis considering a first-order loop is useful to understand the
noise response of the PLL, it is instructive to derive the noise transfer functions for a
second and third order CPLL. The noise transfer function of a second order CPLL, i.e.,
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the CPLL with a first-order loop filter, can be defined the same as in Equation (3.6).
Therefore, it is given by
(3.49)

Similarly, for a second order CPLL, the noise transfer function from Ov^o

n

to

O out can be expressed as

(3.50)

Figure 3.11 shows the response of the PLL to reference noise sources and the
VCO noise. The total output phase noise for a PLL can be expressed in terms of the phase
noise of the reference and the VCO. The noise transfer functions Η 1 (s) and H2 (s) are
used to obtain
(3.51)
As stated above the VCO is in the forward path of the feedback loop for its errors
but only for frequencies within the bandwidth of the PLL. The transfer function Η2 (ω)
has a low pass characteristic. Therefore, the low frequency phase noise of the VCO is
suppressed by the loop as shown in Figure 3.11(b), but high frequency phase noise passes
directly to the output.
The transfer characteristic from input of the PLL to the output Η1 (ω) has a low
pass characteristic as shown in Figure 3.13(a). Therefore, the PLL rejects high frequency
phase noise in the input reference but allows low frequency noise to pass.
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(b)
Figure 3.11 Noise transfer functions (a) for reference noise (b) for VCO noise.

The filter corner frequency for both Η1 and H2 depend on the ioop bandwidth
ω, of the PLL. Therefore, the choice of the PLL loop bandwidth involves a direct tradeoff between the noise of the VCO and the reference. The loop bandwidth must be chosen
carefully to obtain an optimum phase noise performance at the output of the PLL.
Programmable dividers are the integral parts of the PLL clock synthesizers. With
a divide by N in the feedback path, the output frequency is equal to N times the
reference frequency. For applications without a divider, N is effectively one. When
considering applications with a frequency divider, the noise injected from the reference is
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multiplied by an additional factor of Ν 2 as indicated in Equation 3.65), when referred to
the output. For a divide ratio of Ν = 2, this would be 20 log 2 6 — dB and Ν =10 , it is
20 — dB. However, in PLL clock synthesizer applications the reference is often derived
from a low noise crystal oscillator circuit. The phase noise of such a reference oscillator
is much lower than the VCO phase noise. Therefore, the output phase noise of the PLL is
dominantly determined by the VCO phase noise.
The choice of PLL loop bandwidth determines the shape of the PLL output noise.
For a minimum residual phase error at the PLL output, the PLL loop bandwidth is chosen
at the intersection of close-in noise and VCO noise as shown in Figure 3.12(a) [76], [78].
If the PLL loop bandwidth is not chosen properly as indicated in Figure 3.12(b) and (c), a
performance degradation due to phase noise occurs at the output of the PLL.
The SSB phase noise specification of a PLL clock synthesizer is depicted in
Figure 3.13. There are three dominant phase noise regions in Figure 3.13. The first region
is due to the phase noise of the input reference signal. The second region is mostly
contributed by PFD, charge-pump circuit, and divider circuits. The third region has a
peak at ω and is practically due to the VCO noise.
Using the models and analytical expressions introduced in this section, a phase
noise optimization procedure for the PLL can be developed. First of all, the phase noise
of the closed loop in-band components; the charge pump circuit, PFD, and passive loop
filter must be reduced. In addition, the ring-oscillator based VCOs tend to introduce
excessive close-in phase noise if not optimized. Secondly, the divider ratio Ν of the
feedback divider is minimized. Finally the magnitude of the charge pump current Ι p is
increased while minimizing the gain Κ„Ο of the VCO.
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Figure 3.12 Selection of PLL loop bandwidth (a) optimum (b) too large (c) too narrow.
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Figure 3.13 Phase noise specification of PLL clock synthesizer.

3.7 Analysis of Timing Jitter in PLLs
A detailed description of phase noise and timing jitter was given in Chapter 2. An
approximate relationship between the phase noise and the cycle-to-cycle jitter of a freerunning VCO is given by the following equation [61 ]
(3.52)

where ω denotes the oscillation frequency and SS (Δω) represents the relative phase
0

noise power at an offset Δω .
As in the case of phase noise analysis of the PLL presented in Section 1.6, timing
jitter in PLL's should take into account the effect of noise shaping by the PLL. A
comprehensive coverage of this topic is presented in a number of references [57], [59],
[63], [82], [83], [84], [85]. The timing jitter of the PLL output depends on the jitter of the
input sources such as the reference signal and PFD, the jitter of the VCO, and the
bandwidth of the loop. However, in PLL clock synthesizer applications, since the input
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reference signal is generated using a low phase noise crystal oscillator, the jitter of the
VCO is usually the primary source of jitter at the PLL output. In that case, the jitter
performance of the PLL can be improved by choosing a higher loop bandwidth. Although
the higher loop bandwidth is advantageous for low jitter at the PLL output, there is
always a trade-off between the jitter performance, loop bandwidth, and transient response
in PLL design [31]. Although Equation (3.52) describe the relationship between the
phase noise and cycle-to-cycle jitter, the effect of noise shaping by the PLL should be
taken into account for the case of PLL output jitter as shown in Figure 3.14
In chapter two, it was shown in Figure 2.5 that the total output jitter for a freerunning VCO grows over time as the variance of the phase error from each cycle of
oscillation adds. Equation (2.28) indicates that the jitter increases as the square root of the
measurement interval. This equation for the open loop VCO case is repeated here for the
sake of clarity as
σΔΤ(οL) = κ,/ ΔΤ

(3.53)

Equation (3.53) can be understood by considering the jitter over the measurement interval
ΔΤ to be sum of jitter contributions from many individual stage delays. If these jitter
errors are independent, then the standard deviation of the sum increases as the square root
of the number of delays being summed.
For the closed loop case, the plot of σ or(cL) versus ΔΤ is of the form shown in
Figure 3.14. The plot shows two asymptotes intersect at the loop bandwidth time constant
τp« .

This can be used to solve for the closed loop σ X in terms of the open-loop figure of

merit κ
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(3.54)

Figure 3.14 The jitter transfer function of the PLL output.
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If fu is a free parameter, the closed-loop jitter can be reduced simply by

increasing fu [82], [83]. It can be shown that for a loop bandwidth of 2πf u , the jitter
rises with the square root of time ( as in the case of the free-running VCO) until
= ( 2 πfu )-' and saturates thereafter as shown in Figure 3.14 [82]. As given in [61], the
total jitter accumulated over time t, by a free running oscillator is equal to

(3.55)

Substituting (3.52) in (3.55) yields the closed-loop jitter as
(3.56)

CHAPTER 4
DESIGN OF A LOW JITTER PLL CLOCK SYNTHESIZER

4.1 Introduction
In the previous chapter a detailed analysis and modeling of the PLL were introduced.
This chapter discusses the architecture and design of a PLL clock synthesizer that
provides very low phase-noise and timing jitter when operated from a 3.3 V power
supply. Digital video applications require low period jitter and very low phase-noise at
far-out offset frequencies from the carrier. A minimum phase noise of —115 dBc/Hz at
1 MHz offset and a maximum period jitter of 15-ps (rms) are often required for these
applications.
The primary performance objective of this design is to achieve the specified
phase-noise and timing jitter performance with a 20-400 MHz locking range while
operating from a single 3.3 V supply with the lowest possible power dissipation.
The general theory and analysis of phase noise and timing jitter were introduced
in Chapter 2. This chapter opens with a discussion of the phase noise and timing jitter
requirements of PLL clock synthesizers in sensitive applications. These requirements are
followed by the key design considerations for the PLL clock synthesizers. Design
tradeoffs between critical parameters of the PLL are then described. The synthesizer
architecture and circuit design requirements for a low noise CPLL are then considered.
The chapter concludes with the behavioral modeling and simulation of the PLL clock
synthesizer.
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4.2 Phase Noise and Jitter Requirements of PLL Clock Synthesizers
In high-speed data communication applications, PLL clock synthesizer must meet
stringent requirements. The phase noise and jitter requirements are usually the most
demanding among other performance expectations which the PLL clock synthesizer
should meet. Therefore, the design of a high performance PLL clock synthesizer usually
focuses on the minimization of phase noise and timing jitter.
Different applications have varying degrees of sensitivity to phase noise and
timing jitter. Therefore, every application that employs a PLL clock synthesizer has its
own unique requirement for the phase noise and timing jitter. In wireless applications,
mobile phones require low phase noise for high selectivity operation [79], [80]. The local
oscillator in a spectrum analyzer needs to be low to increase the dynamic range of the
measurements it can take. PLL clock synthesizers for use in digital video applications
may have a jitter requirement of less than 10 ps for operation at 200 MHz. Assuming a
PLL with an output frequency of 216 MHz, a loop bandwidth of 500 KHz and an output
period jitter of 9.25 ps (rms) is designed, the equivalent phase noise at 1 MHz offset from
a 216 MHz carrier can be found using Equation (3.56). The required phase noise at
1 MHz offset would be —109 dBc/Hz.

4.3 PLL Clock Synthesizer Design
PLL clock synthesizers use an indirect frequency synthesis technique to generate
frequency-multiplied, phase-synchronous clock signals from an input reference signal
that exhibits a low phase noise performance. The technique of frequency synthesis is one
of the oldest techniques invented in electronics but still continues to find new
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applications in electronics, communication, and instrumentation. This subject is welldocumented in literature [1], [2], [3], [4], [5], [7], [69], [70]. An overview of frequency
synthesis techniques is presented in this section with an emphasis on the single loop PLL
frequency synthesizers.
This single loop architecture finds many applications in modem communication
systems. Since this dissertation researches the low phase noise PLL clock generators in
high-speed data processing and communication applications, the emphasis is given to the
design details of PLL clock synthesizers. Nevertheless, several examples from wireless
communication applications are useful to comprehend the role of PLL frequency
synthesizers in general.

4.4 Synthesizer Architectures
One of the most common synthesizer architectures in modem communication systems is
the CPLL based frequency synthesis technique introduced in Chapter 3. PLL frequency
synthesis is an indirect method that generates a synthesized output signal from an input
reference signal. This method multiplies the input reference frequency by a variable
number that can be programmable. This programming is done by dividing the VCO
output frequency by a variable number and adjusting the output frequency such that the
divided VCO frequency becomes equal to the input reference frequency at each
programming step. A typical example of the indirect frequency synthesis using a PLL is
shown in Figure 4.1.
A CPLL frequency synthesizer basically consists of the reference oscillator,
phase-frequency detector, charge-pump circuit, loop filter, VCO, and a feedback divider.
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Figure 4.1 Frequency synthesizer using a single loop CPLL.

A buffer or a transmitter circuit may be needed at the output depending on the
signal requirements of the application, which employs the synthesizer. In most of the
IC-CPLL applications, the VCO is a tunable ring oscillator, which has a tuning range
capable of covering a multiple of the reference frequency and is realized using an n-stage
differential delay cell circuit with appropriate replica biasing. An LC-resonator-based
VCO should be employed if the phase noise specification of the particular application can
not be met by a ring oscillator VCO. The reference signal is often generated using a
crystal oscillator due to advantages such as low phase noise performance of crystal
oscillators, their excellent frequency accuracy, and temperature stability.
The operating frequency of the VCO is divided by a number, N, in the negative
feedback loop. When the PLL is at steady-state, i.e., in equilibrium, the negative
feedback loop forces the phase and frequency of the input reference signal to match that
of the feedback signal, which is a divided version of the VCO output signal. Since the
operating frequency of the VCO is divided by a number, N, in the negative feedback loop
before the comparison takes place with the input reference frequency, the output
frequency of the PLL in lock condition is given by
(4.1)
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Some applications may not need to employ the dividers used in the forward path
of the synthesizer as shown in Figure 4.1. In that case, the output frequency of the
synthesizer can be expressed as
(4.2)
Assuming a lock state for the CPLL is attained, referring back to Figure 3.7 if the
operating frequency of the VCO is perturbed to compensate a change in loop dynamics,
the phase difference between

fd

and fre f. causes the PFD/CP circuit to change the error

current /out at its output. This current multiplied by the impedance of the LF changes the
control voltage of the VCO and the VCO is tuned to another frequency within its tuning
range. The function of the loop filter is to suppress the undesired components in the PFD
output. The loop filter also determines the noise, acquisition range, lock speed, transient
response, and stability of the PLL.
The feedback frequency divider is usually implemented as a programmable
divider, allowing the output frequency to change in increments of the input reference
frequency. Assuming a frequency of 216 MHz is required for a serial communication
system, a feedback divider value of 8 can be used to synthesize this frequency if the input
reference frequency of 27 MHz is provided. More advanced programming might be
required in certain applications. For example, suppose a nominal local oscillator
frequency (LO) of 1000 MHz is required in a wireless receiver system and the input
reference frequency is only 1 MHz. A voltage-controlled oscillator, VCO as the LO of
the receiver operating at a center frequency of 1000 MHz with the appropriate tuning
range can be employed for this application. A programmable feedback divider must be
designed capable of dividing by N = {1000,1001,1002, ....,1010} , the output frequencies
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in the range of fout = 1000,1001,1002, , l O l ΟΜΗΖ } can then be synthesized with the
{

selection of the appropriate divider ratio in the feedback path. The output frequency of
the VCO is used to determine which incoming signal is translated to IF in the radio
receiver. By changing the programming modulus in the feedback programmable divider,
the LO can be moved in increments of the input reference frequency and used to tune in
the desired channel. Figure 4.2 illustrates a common use of PLL frequency synthesizers
in wireless systems. The BDF and IR filter stand for the band definition filter and image
reject filter, respectively.

Figure 4.2 A superheterodyne radio receiver with PLL frequency synthesizer.

As shown in Figure 4.2, the channel spacing is set by the reference frequency.
This is determined based on the wireless standard being implemented by the receiver. For
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example, suppose a FDD CDMA cellular phone receiver is designed: the FDD CDMA
standard specifies the channel spacing as 250 KHz and the number of channels as 20
Assuming the local oscillator (LO) starts with a frequency of 1950 MHz for the first
channel, this integer-N frequency synthesizer would require a programmable feedback
divider in the range of Ν ={7800,7801,7802,

7820} .

The choice of reference frequency and divide ratio in the feedback divider
involves important trade-offs. A programmable divider is usually employed for the
feedback divider. These dividers can be implemented with a dual modulus prescaler
architecture and additional counters to determine how many times to divide by each
modulus for a given divider setting [81]. However, the selection of divider ratio is often
more straightforward in most of PLL clock synthesizer applications. In that case, a simple
divider circuit dissipating lowest possible power is chosen as implemented in [87].

4.5 Circuit Design Blocks of PLL Clock Synthesizer
Phase detectors, charge-pump circuits, loop filters, and voltage-controlled oscillators are
the major circuit design blocks incorporated in most of PLL clock synthesizer
applications. Although these circuits and devices may take several different forms in
many different applications, the requirements of a particular application determine the
form and therefore may impose constrains on the selection of PLL components. Since
this dissertation deals with the VLSI implementation of a low phase noise PLL clock
synthesizer in CMOS process technologies, the CPLL architecture offers the most
appropriate circuits in low-voltage CMOS technologies. The CPLL contains a sequential
phase-frequency detector followed by a CMOS charge-pump circuit and loop filter
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network. The VCO is often a fully integrated ring oscillator based upon differential delay
cell architecture because of their greater immunity to power-supply disturbances.

4.5.1 Phase Frequency Detector (PFD)
-

The detection of both phase and frequency difference proves useful in many PLL
applications because it significantly increases the acquisition range and lock speed of
PLLs [3]. Α phase-frequency detector (PFD) is a sequential logic circuit that acts as an
extended-range phase detector. The PFD generates an output that is indicative of a
phase/frequency error between its input signals. For this reason, circuits capable of
phase/frequency detection have found widespread use in frequency synthesizer
applications where SNR is high, and signal level transitions are well defined and
predictable [38].

Figure 4.3 Operation of PFD and CP circuits.
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As shown in Figure 4.3, the PDF circuit has two inputs as clock inputs, denoted
here as A and B. Both of these inputs accept two-level signals whose timing information
is carried in the instants of occurrence of their trigger edges [70]. The change in the state
of the circuit occurs on the transitions of A and B. The digital circuit that makes up the
PFD is implemented as an edge triggered sequential machine. The circuit consists of two
edge-triggered D-type flip-flops with their D inputs connected to the power-supply rail
Vdd , i.e.,

a logical one level.

The sequential PFD circuit generates two outputs that are not complementary.
Figure 4.4 summarizes the function of the PFD for a three-state operation. As shown in
Figure 4.4, if the frequency of input A

,

fA'

then the PFD generates positive pulses at

is greater than that of input B , fB , fA > fB ,
QA'

while QB produces narrow reset pulses

due to a periodic resetting of the D-flip-flops as shown in Figure 4.4. Conversely, if
fA

< fB , then positive pulses appear at QB' while QA produces narrow reset pulses. If

fA

= fB , then the PFD generates coincident narrow reset pulses at both QA and QB . This

happens when the lock condition is reached by PLL. In circuit implementation, the
outputs QA and QB are usually called the UP and DN signals indicating the
charge/discharge action on the charge pump circuit.
The circuit that performs the above characteristic requires at least three logical
states. These states are simply QA = QB =0 , QA =0, QB =1, and QA =1, QB = 0. As
previously mentioned the PFD circuit must be implemented as an edge-triggered
sequential machine.
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Figure 4.4 PFD response with (a) fA > fB (b) fA < fB (c) fA = fB
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The three-state operation of the PFD is summarized in Figure 4.5. If the PFD is in
State 0, QA = QB = 0, a transition on A takes it to State I, where QA =1, QB = 0 . The PFD
remains in State I until a transition occurs on B , upon which the PFD returns to State 0.
Similarly, if the PFD is in State 0, QA = QB 0 , a transition on B takes it to State II,
where QA = 0, QB =1. On Figure 4.3, each switch of the CP circuit acts as a simple switch
that closes when its input goes high. In most applications, a positive pulse UP causes the
loop filter to integrate some current. This generates a voltage, ν' , that slews the VCO in
the proper direction.

Figure 4.5 State diagram of phase-frequency detector.

4.5.2 Charge-Pump Circuit (CP)
A three-state charge pump can be analyzed in conjunction with a three-state PFD as
shown in Figure 4.3. A simple charge-pump circuit consists of two switched current
sources driving a loop filter. In CMOS implementation, S, and Ι up are implemented with
PMOS devices while S2 and

1d

are realized with NMOS devices. Assuming a positive

pulse of width T on QA (UP ), 1 charges the capacitor CZ of the loop filter with a
charge equal to J up T . If fA > fB , the positive charge accumulates on C Z steadily driving
the control voltage of the VCO Vctrj in the positive direction towards

+oo ,

yielding an
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infinite DC gain for the PFD/CP combination. Similarly, if pulses appear on Q B (DN ),
Idn

discharges C on every phase comparison as shown in Figure 4.5, driving
Z

negative direction towards —oo . In the third state with QA = QB =0,

VcιΡrιΡ

Vctrj

in the

remains idle.

Assuming the output quantity of the PFD/CP combination is current as shown in Figure
4.4, which is injected by the charge pump into the loop filter, the control voltage of the
VCO, VcιΡrιΡ , can be expressed as [70]
V'',.1 (s) = Ιουι (s)Ζ(s)

(4.3)

Referring back to Figures 3.2 and 3.7, since the gain is the transfer function from
the phase error Δψ to the output current of the charge pump Ιουt , the gain of the PFD is
given by
(4.4a)

(4.4b)

(4.4c)
where Κpfd is the gain of the PFD/CP and has a unit of amps/radian.

4.5.3 Loop Filter (LF)
The loop filter is needed for the compensation of the negative feedback loop. The
possible topologies for a passive loop filter are shown in Figure 4.6. The more complex
passive filters [ 14] and as well as active filters [75] may be used depending on the
requirements of the application. The loop filter sets the approximate gain crossover
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frequency of the open loop response and also guarantees the stability of the PLL when
other parameters of the PLL such as the gain of the PFD, 1 p fd , gain of the VCO, Κ 0 ,
and feedback divider ratio, N, are all specified. Suppose the loop filter only consists of a
capacitor C. It can be shown using the results of Chapter 3 that type-2 PLL is unstable
because the closed loop transfer function contains two imaginary poles at

s, 2 = ±j fΙρ Κ% /(2πCz ) . In order to stabilize the system, a zero in the loop gain must be
introduced by adding a resistor R Z in series with the loop filter capacitor CZ as shown in
Figure 4.6(b). In addition, as shown in Figure 4.6(c), a second capacitor C,, can be added
to improve the suppression of high-frequency components coming out of the PFD/CP
circuit. This capacitor reduces the ripple on the VCO control voltage, Τζ,. i . A design
methodology for an appropriate loop filter is described as part of behavioral simulations
in the next section.

4.5.4 Voltage Controlled Oscillator (VCO)
Although there are many possibilities for the selection of VCOs that can be integrated
into a low phase noise PLL clock synthesizer implemented in CMOS technologies, this
particular design focuses on a ring oscillator VCO architecture. The ring oscillator VCO
architecture is proven to be the most suitable architecture in terms of noise performance,
tuning range, linearity, and power dissipation in CMOS process technologies. This
doesn't imply that ring oscillator VCOs have the lowest noise performance. In CMOS
technologies, first of all, compared to alternatives such as the LC resonator-based VCO,
the ring oscillator VCO is exceptionally compact. Second, the ring oscillator VCO can
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oscillate at very high frequencies. Furthermore, there are additional advantages in
preferring ring oscillator VCOs over the LC resonator-based VCOs [63], 86].

Figure 4.6 Charge pump and passive loop filter topologies used in CPLLs.
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For a high performance PLL design requiring the use of a ring oscillator VCO,
there are several critical issues regarding the design and realization of the VCO. The
realization of the VCO with highest possible power supply noise rejection, low jitter,
low-phase noise, and wide tuning range with acceptable linearity requires careful
attention to low level CMOS circuit design issues. Designing a robust ring oscillator
VCO circuit with low drift characteristics due to changes in power supply voltage,
temperature, and process corners is one of the most important design task in a typical
PLL clock synthesizer design because the performance of the PLL depends on the quality
of the VCO. In other words, the noise characteristic of the VCO mostly determines the
phase noise characteristics of the PLL output. The issues regarding the transistor level
circuit design of the ring oscillator VCO are discussed in the next chapter. This section
describes the system level design of the ring oscillator VCO.
On today's mixed-signal ICs, almost all ring oscillators use differential delay
stages [86], [93] because of their superior immunity to power-supply noise. The VCO
consists of an appropriate number of differential delay cell stages together with a replica
bias circuit. The replica bias circuit creates a regulated bias for the differential delay cells
and comparator circuit as shown in Figure 4.7. The delay cell stages shown in Figure 4.7
are designed using an NMOS source-coupled pair with symmetric load elements.
Figure 4.8 shows a simplified circuit diagram of the four-stage ring oscillator
VCO. As shown in Figure 4.8, the symmetric loads consist of a diode connected PMOS
device in parallel with an equally sized PMOS device. The bias voltage of PMOS devices
Vbρ is nominally equal to the VCO control voltage

VCtrl

. Since the top supply is the upper
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swing limit, this voltage determines the lower voltage swing limit of the delay cell
outputs. The delay changes with

Vctri

because the effective resistance of the symmetric

load is varied by Vctrι .

Figure 4.7 Block diagram of a four-stage ring oscillator VCO with replica bias circuit.

The differential delay cell circuit illustrated in the first stage of Figure 4.8 is
designed to provide high supply noise immunity while being able to operate at low
supply voltages. The key components of the delay cell that achieves these low-noise
objectives are the PMOS symmetric load elements and the replica bias circuit as shown in
Figure 4.8. The power supply noise sensitivity involves both static and dynamic
components. The static power supply sensitivity is dominated by the small-signal output
impedance of current sources. The replica bias circuit contains appropriate cascoding to
achieve high output impedances. The dynamic supply sensitivity is determined by the
symmetric load structure of the delay cell stages. The transistor level design and
description of these circuits are given in the next chapter.
Each delay cell stage used in the ring oscillator is based on NMOS source coupled
pair with PMOS symmetric load elements and a dynamically biased NMOS tail current
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source, as shown in Figure 4.8. The coupling input is formed from an additional source
coupled pair sharing the same loads and current source. The bias voltage of simple
NMOS current source is continuously adjusted in order to provide a bias current that is
independent of supply and substrate voltages. With the output swings referenced to the
top supply, the current source effectively isolates the delay cell from the negative supply
so that the delay remains constant with changing supply voltages. The load elements are
composed of a diode connected PMOS device in shunt with an equally sized PMOS
device.

Figure 4.8 Differential delay cell based ring oscillator VCO with replica bias circuit.

This load structure is widely used in CMOS ring oscillator VCOs and called
symmetric loads because their I — V characteristics are symmetric about the center of the
voltage swing. The control voltage,

Vctri

, is the bias voltage for the PMOS devices. It is

also used to generate the bias voltage for the NMOS current source and provides control
over the delay of the buffer stage. The I — V characteristics of the symmetric load are
shown in Figure 4.9. With the top supply as the upper limit of the swing, the lower limit
of the swing is symmetrically opposite at the bias voltage of PMOS device M3, V et,ί . As
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shown Figure 4.8, Vctr/ is also used to generate the bias voltage of NMOS current source,
Vbη , of the delay stage and therefore provides control over the time-constant delay of the
differential delay stage.
It can be shown that the effective resistance of a symmetric load of Figure 4.9 is
directly proportional to the small signal resistance of PMOS transistor when biased at
Vb,,, or equivalently at Vctrl . Since M3 and M4 typically have device sizes greater than
minimum channel length and are biased at

Vbp , they are operated in the active region (the

saturation region). Therefore, a simple quadratic equation can be used to represent the

I —V characteristics of the PMOS transistor. For this case under consideration, the drain
current of one of the two equally sized PMOS devices biased at

can be expressed as
(4.5)

Taking the derivative with respect to V'.trj , the small signal current gain can be
expressed as
(4.6)

Hence, the effective resistance of the PMOS pair can be expressed as
(4.7)

where g,,, is called the transconductance of the transistor.
As depicted in Figure 4.9, the straight lines represent the effective resistance of
the symmetric load and show the symmetry of its

I —V characteristics.
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Figure 4.9 Symmetric load I — V characteristics.

Since the effective resistance of the load changes with the VCO control voltage,
ν , , the time-constant delay of the differential stages also changes with the control
voltage. In addition, the buffer bias current is adjusted by Vbη so that the output swings
vary with the control voltage rather than being fixed in order to maintain the symmetric
I — V characteristics of the loads.
Another purpose of using symmetric loads in ring oscillator VCOs is to achieve
high dynamic supply noise rejection. The CMOS realization of symmetric loads has
additional advantages. The quiescent biasing point of a buffer with symmetric loads,
which is at the center of the output voltage swing, is the point where the buffer's gain is
largest. As a result, the oscillation frequency range will typically be very broad [86].
The gain of the VCO can be determined based on the circuit parameters. First, a
relationship between the time-constant delay of the differential delay cell, effective
resistance, and load capacitance is needed. The single-stage delay of the differential delay
cell circuit can be defined as
(4.8)
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where CEFF is the effective capacitance of the delay cell stage and is given by

CEFF = CL + Cpar

(4.9)

where Cpar is the parasitic capacitance of CMOS devices and can be expressed as

(4.10)
Using a simplified replica-bias circuit shown in Figure 4.8, the bias generator sets
the buffer bias current equal to the current through a symmetric load with its output
voltage at V<<ri . In this case, the two equally sized PMOS devices are both biased at

Vctrl

and each source is half of the replica bias current [28] .
Equation (4.8) can be combined with Equation (4.6) to obtain
(4.11)

Equation (4.11) is the single stage delay of a delay cell stage shown in Figure 4.9.
Therefore, the total delay for an n-stage VCO can be defined as
(4.12)

where n is the number of the differential delay cell stages. The total capacitance, C, is
defined as
(4.13)
Since the frequency is the reciprocal of the total delay, the oscillation frequency
for an n-stage ring oscillator VCO can be expressed as

(4.14)
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As seen in Equation (4.14), the oscillation frequency is proportional to the square
root of the bias current of the delay cell circuit. Taking the derivative of the oscillation
frequency with respect to Υ „, , the VCO gain Κ , is given by
ί

1 0

(4.15)

Equation (4.15) simply states that the gain of the VCO only depends on the MOS
device parameters and total load capacitance of the ring oscillator.

4.6 Design Methodology and Behavioral Simulation
The system level design of the PLL clock synthesizer is an important task to create a
CMOS chip that meets the target specifications. The system design of the PLL based on
analytical methods developed in Chapter 3 and behavioral simulation help identify
problems early in the design process. The component values of the circuit design blocks
and the parameters of the PLL have to be properly determined. These parameters may
need to be optimized to assure stability of the PLL before performing design tasks and
transient simulations of the transistor- level circuits of the
Figure 4.10 shows a simplified design procedure for a successful CMOS IC
development. First, all of the critical parameters of the PLL are specified. Second, the
mathematical models developed in Chapters 3 and 4 are used to perform the analysis and
synthesis of the loop filter, evaluation of the gain of the VCO, and verify the stability of
the PLL. Third, the transistor-level phase noise characteristics of the crystal oscillator,
PFD/CP, and VCO are obtained from SPECTR-RF simulations. The SPECTRE-RF
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simulations employ BSIM3v3 [91], [92] noise models of MOS devices and respective
circuit components.
PLL
Specifications
System Analysis
and Design
Behavioral
Simulation
Transistor
Level Design
Transistor Level
Simulations
Physical Design
(Layout)
Chip
Fabrication
Test and
Verification

Figure 4.10 Design procedure for PLL clock synthesizer.

Since the input reference signal is generated using a crystal oscillator circuit, it
provides better phase noise performance compared to the minimum levels expected from
the PLL at any frequency offsets considered in this design. Although the large loop
bandwidth is chosen for this design and the phase noise of input sources at offset
frequencies below the loop bandwidth can't be filtered out, the phase noise of the
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reference signal doesn't affect the expected phase noise of the PLL output due to its
superior phase noise performance within the loop bandwidth of the PLL as will be shown
later in this section. The only source of noise in a passive loop filter of a third order PLL
is resistor R. The characteristics of phase noise due to RZ were discussed in Section 3.6.
It is important to make sure that the thermal noise of this resistor does not cause too much
noise peaking at low frequencies while maintaining low noise at high frequencies. The
simulation to the phase noise of the VCO due to the thermal noise of RZ will be
considered in this section. Fourth, the phase noise performance of the PLL is predicted
using behavioral simulations developed in MATLAB/Simulink. Finally, the transistorlevel circuit design is carried out, along with comprehensive simulation of circuits both in
time and frequency domains. The SPECTRE-RF simulation of the entire PLL is also
performed to determine the transient settling characteristics, timing jitter, and the phase
noise.
The selection of VCO gain and charge pump current is one of the most critical
step in the early phases of the design process to determine the potential success of the
design. For low phase-noise performance, the VCO gain have to be chosen as low as
possible while maintaining the required tuning range. The charge pump current should be
increased to compensate the reduction in VCO gain for maintaining the open loop gain
and stability of the PLL. An advantage that comes from the small value of the VCO gain,
Κ

0

, is a reduced sensitivity to the noise generated by the circuit design blocks of the

PLL such as the charge-pump circuit and loop filter resistor, which may introduce noise
on the control voltage of the VCO, ν'trΙ • Therefore, the choice of the optimum parameters
for the PLL entail a trade-off between the VCO gain, Κ1, 0 , and charge-pump current, Ιp
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in order to achieve low phase-noise at the output of the VCO. This trade-off can be
explained rewriting Equation (3.3) in the following form:
(4.16)

The noise contribution of each circuit design block can be considered as an
additive noise source at the output of the block. Figure 4.12 illustrates the linear model of
the PLL with these noise sources. For a given value of the product

K Pfd • Κ ,

and by

keeping the values of N and Ζ(s) constant, the closed loop transfer function Η(s)
given in Equation (4.16) is proportional to the product

KPfd •

Κ,. Furthermore, the noise

component of the charge pump current, i, is proportional to the charge pump current
ΙP itself. Therefore, decreasing Κv^0 by a factor Κ and increasing Ι P by the same factor
doesn't change the loop bandwidth of the PLL. It doesn't affect the stability of the PLL
as well. Although this trade-off may introduce a problem in some applications due to the
reduced tuning range of the VCO, it is not an issue in this design because the VCO still
have an appropriate tuning range as will be discussed in this section.

Figure 4.11 CPLL linear model with noise sources.
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4.6.1 Design Methodology
The design methodology developed in this section can help to increase design
productivity. The design of the loop filter is a challenging task because it determines the
PLL settling characteristic, stability, and output phase noise. The loop filter is also
responsible for the biggest contribution to the chip area due to the on-chip realization of
large capacitance values using the integrated MOS device capacitors. The charge-pump
circuit and associated loop filter topologies were shown in Figure 4.6. As will be
discussed in the next chapter, switches of the CP circuit are implemented using
transmission gate circuits which employs NMOS and PMOS devices to minimize the
clock feedthrough and every transistor has its own control signal, the relative timing of
which is optimized to avoid glitches at the output.
The second-order loop filter shown in Figure 4.6(c) is employed in the actaul
design. As discussed in Chapter 3, the additional pole provides more spurious
suppression. However, the extra phase lag associated with this pole introduces a stability
issue. Therefore, the loop filter must be designed carefully to provide the required
spurious suppression while maintaining the loop stability. The impedance equation given
by Equation (3.12) for the loop filter shown in Figure 4.6(c) is repeated here to obtain
(4.17)

where τ = RC and b = CZ / C. In this case, the open loop gain Got given by Equation
Z

(3.16) of the third order PLL can expressed as
(4.18)
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The phase margin ΨΡΜ given by Equation (3.21) can expressed as
(4.19)
Similarly, Equations (3.22), (3.23), and (3.24) repeated here to obtain

(4.20)

(4.21)
where ΨΡΜ is the maximum phase margin. Thus, the maximum phase margin is only a
function of b (the ratio of two loop filter capacitors C Z to Cr .)
(4.22)
Since I

=1 at the crossover frequency, if the gain crossover frequency is

forced to meet ω, = b + Ϊ / τ Z , this leads to the following result:

(4.23)
Thus from above discussions a design method for the loop filter can be described
as in the following:
(1) Find Κ for the ring oscillator VCO (refer to Figure 4.12)
(2) Chose a desired phase margin and find the value of b from Equation (4.21)
(if ψρΜ =62° b =15)
(3) Choose the crossover frequency ω and find time constant τz from Equation (4.20)
(4) Select Cz and IP such that Equation (4.23) is satisfied.
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(5) Using the results described in Section 3.6, the noise contribution of the loop filter
resistor Rz is calculated. If the calculated noise meets the specifications, the design is
complete. Otherwise, the value of C.. has to be increased. Step (5) has to be repeated.
(6) Using Equations (3.7), (3.8), (3.18), and (3.19) the open loop and closed loop
parameters of the PLL can be calculated.
The continuous-time approximation based on ωre f /10 >_ ω„ makes sure that the
continuous-time analysis is valid for the PLL. If the loop bandwidth, ω , becomes
„

comparable with the input frequency, the continuous-time approximation used in Chapter
3 breaks down, necessitating discrete-time analysis [72], [73], [88]. In addition, equations
were derived by Gardner [88] to define a stability limit implying an upper bound on ι„ .
Table 4.1 summarizes PLL parameters and component values of the loop filter
(note that ω = 2π f„ , ωz = 2π fZ , and so on). The simulated tuning characteristic of the
ring oscillator VCO is shown in Figure 4.12.

Table 4.1 Parameters of CPLL and component values of loop filter
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VCO Control Voltage, Vctri (V)
Figure 4.12 VCO tuning characteristics.

4.6.2 Behavioral Simulation
Based on the block diagram of the CPLL shown in Figure 3.2 and analytical methods
developed in Chapters 3 and 4, a behavioral model is developed in MATLAB. This
model is described in Appendix A.
Using the above behavioral model, the open loop gain Bode plot of the design
given in Table 4.1 is determinde and shown in Figure 4.13. The multiple plots in Figure
4.13 correspond to the programmable values of division ratios N = {2,4,6,81 . In
addition, the behavioral model also calculates the closed loop AC response of the PLL.
The closed loop AC response of the PLL is shown in Figure 4.14.
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Figure 4.13 Open loop gain Bode plot and corresponding loop parameters.

The closed loop transient step response of the third-order CPLL was also
calculated using the above behavioral model. For this purpose, "step(sys)" function of
MATLAB is used to calculate the unit step response of the linearized third-order CPLL.
In MATLAB, the "sys" variable represents a linear-time-invariant (LTI) model of the
system considered. The unit step function applied and the corresponding closed loop
transient response are shown in Figure 4.15. The LTI model of the third-order CPLL is
entered in the MATLAB behavioral model. This model is simply a linearized model of
the CPLL given by Equation (3.25). The duration of the simulation t is determined
automatically by MATLAB's "step" function based on the CPLL's poles and zeros.
Since the system is causal and relaxed at t = 0 , the lower limit of time will be zero. These
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calculations are made internally by MATLAB's "step" function. However, since both the
impulse response of the system h(t) and input excitation u(t) are known, the response of
the closed loop system can also be determined by a simple convolution operation of these
two functions, which is designated symbolically by u(t) * h(t) . The multiple plots shown
in Figure 4.15 represent the response of each case of the design example given in Table
4.1. In addition to the transient response based on the linear model of the third-order
CPLL, the actual transient response of the nonlinear CPLL is obtained by the SPECTRE
transient simulation using the actual transistor level circuits. Figure 4.16 shows the actual
transient settling characteristics of the VCO control voltage Vc rl . In this case, the step
,

function (the input excitation) is produced by turning on DC power supply at t = 0 .

Figure 4.14 Bode plot of closed loop transfer function.
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Figure 4.15 Step input response of linearized CPLL

The phase noise response of the PLL output is predicted using behavioral
simulations before the transient analysis of circuits and the entire PLL is performed. The
phase noise analysis program package given in [90] can predict the phase noise
performance of the PLL output very accurately if the phase noise response of the
individual circuit design blocks of the PLL are known. For this purpose, SPECTRE-RF
simulation of phase noise of the circuit design blocks is carried out. SPECTRE-RF uses
BSIM3v3 models for MOS devices to calculate the 1/f and channel thermal noise.
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BSIM3v3 models for MOS devices are provided by Austria Micro Systems (AMS) as
part of the CMOS process design kit [91], [92].

Figure 4.16 Actaul transient response of nonlinear CPLL.

As explained above, the SPECTRE-RF uses the BSIM3 models to estimate the
true inherent phase noise of the circuit design blocks due to both flicker and white noise.
Figure 4.17 illustrates the SPECTRE-RF simulated phase noise of the implemented PFD.
For this simulation, two coincident pulses are applied to the reference and the feedback
signals and the PSS/PNOISE simulation of the SPECTRE-RF calculates the phase noise
at one of the PFD outputs. Similarly, the phase noise of the ring oscillator VCO including
its bias circuits is determined by the SPECTRE-RF simulation and shown in Figure 4.18.
A comprehensive analysis of the phase noise in ring oscillator VCOs has recently been
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reported by Abidi [63] in a ring oscillator study. Figure 4.18 illustrates the phase noise
performance of the implemented ring oscillator VCO, which is optimized for thermal
noise using appropriate device sizes for the source coupled input NMOS transistors Ml
and M2 of the differential delay cell shown in Figure 4.8.

Figure 4.17 Simulated phase noise of PFD.

Every circuit design block of the PLL generates noise as shown in the linear
model of Figure 4.11. The noise generated by the individual circuit design block
contributes to the overall phase noise at the output of the PLL clock synthesizer. As
discussed previously in Chapter 3, a larger loop bandwidth reduces the timing jitter of the
VCO while allowing more noise from the input reference source. However, the input
reference source is generated using a high-Q crystal resonator and exhibits low phase
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noise. Therefore, larger loop bandwidths are preferred in this design to suppress the phase
noise of the VCO at larger offset frequencies while maintaining very low phase noise
from the crystal oscillator. The phase noise performance of the crystal oscillator which
generates the input reference clock is shown in Figure 4.19. The phase noise of the loop
filter resistor R is also taken into consideration.
Z

Figure 4.20 shows the calculated VCO phase noise due to the thermal noise of
resistor R. using Equation (3.62). The calculated phase noise contribution of the thermal
noise of the resistor to the VCO noise at 1 MHz offset frequency is —141 dBc/Hz, which
is negligible compared to the intrinsic noise of the ring oscillator VCO.

Figure 4.18 Simulated phase noise of ring oscillator VCO.
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This phase noise analysis program can predict the phase noise response of the
PLL output very accurately if the phase noise characteristics of the individual circuit
design blocks of the PLL are provided. Using this program, an estimate of the PLL noise
performance can be viewed by entering in noise parameters such as the magnitude of the
PFD noise and VCO noise and observing the resulting phase noise response and rms jitter
at the output of the PLL. This phase noise analysis program is developed based on a
linear model similar to one illustrated in Figure 4.11 [94]. As discussed in Chapter 3, this
model can be used to analyze the small-signal dynamic properties of the PLL and as well
as its noise performance.

Figure 4.19 Simulated phase noise of crystal oscillator.
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Figure 4.20 Simulated phase noise of VCO due to thermal noise of loop filter resistor.

Figure 4.21 illustrates the entry of the desired PLL parameters into the tool. The
major parameters entered include the reference frequency, output frequency, and loop
parameters of the PLL given in Table 4.1. This tool calculates the theoretical phase noise
performance of a given PLL design. This analysis is based on the modeling approach
described in [90]. The other analysis options of this program are not used in this design
because more elaborate analysis on the loop is performed using the mathematical models
developed and behavioral model in MATLAB.
Ιn CPLL clock synthesizers, the phase noise is assumed to be influenced by two
primary noise sources. These are the phase-&equency detector, PFD noise and VCO
noise. The PFD noise is considered to be addition of white noise, which has a flat
spectrum, and spurious tones. This noise is composed of noise due to reference and
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divider jitter, charge-pump noise, and spurious tones of the reference frequency. The
VCO phase-noise is assumed to roll off at —20 dB/decade, and is caused primarily by
thermal noise sources in the ring oscillator VCO structure.

Figure 4.21 Entry of noise parameters to estimate phase noise [90].

As shown in Figure 4.18, the SPECTRE-RF simulated phase noise of the VCO
has around —30 dB/decade slope in 1/f regions and —20 dB/decade in the thermal noise
region, which is above 500 KHz. However, the low frequency 1/f noise is filtered out by
the high-pass action of the PLL noise shaping characteristics as shown in Figure 3.13(b),
before contributing the output noise of the synthesizer. The estimated phase noise
response of the PLL is shown in Figure 4.22.
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Figure 4.22 Prediction of phase noise performance of PLL at 216 MHz.

CHAPTER 5
IMPLEMENTATION OF AN EXPERIMENTAL PLL CLOCK SYNTHESIZER

5.1 Introduction
An experimental realization of the PLL clock synthesizer described in Chapter 4 was
integrated in a 0.35 μm CMOS process technology with three metal layers and several
resistive and capacitive devices that can be used for the implementation of on-chip
passive networks such as the integrated loop filter of the PLL. The chip operates from a
single supply voltage of 3.3 V. The entire PLL clock synthesizer has been integrated on a
single chip including the crystal oscillator that generates the reference clock signal
exhibiting a low phase noise characteristics. The crystal oscillator requires two load
capacitors for the tuning of the parallel resonant circuit. These two capacitors are also
integrated on the chip. The characterization setup used to test the experimental prototype
is described in Appendix B.

Figure 5.1 Block diagram of the experimental PLL clock synthesizer.
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Α block diagram of the experimental PLL clock synthesizer is shown in Figure 5.1. The
circuit design blocks implemented in the experimental circuit but not shown in this figure
are band-gap reference generator circuit, power-on-reset (POR) circuit, and bias circuits.
This chapter presents the description of the circuits used in the experimental PLL
clock synthesizer. First, the PFD circuits are described. Α brief discussion about the delay
equalization at the output of the PFD circuit is discussed. Second, the charge-pump
circuit is presented. The importance of the current matching and charge equalization is
explained. Third, the circuit details of the loop filter network are presented. The general
design of the loop filter was described in Chapter 4 but the circuit aspect of the loop filter
is the subject of this chapter. Fourth, the ring oscillator VCO circuit, which is based on a
differential delay cell architecture is described together with its replica bias circuit.
Furthermore, the divider circuit and output buffers are described. Finally, the band-gap
reference generator circuit and bias circuits used in the various circuit sections of the chip
are presented.

5.2 PFD Circuit
Figure 5.2 shows the block diagram of the phase-frequency detector. Flipflops DFFI and
DFF2 are rising edge triggered D-type flipflops with their D input connected to the

Vdd

.

The clock of DFF 1 is connected to the reference signal, fref , and DFF2 is clocked with
the output of the programmable divider in the feedback control path of the PLL, f dy If
.

the rising edge of fret arrives before the rising edge of

fd1

, the output UP is set to

increase the voltage on the charge-pump loop filter and therefore speed up the VCO.
Conversely, if the rising edge of fdlv arrives prior to the rising edge of fret , DN is set to
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discharge the loop filter capacitor and therefore slow down the VCO. 1n either condition
the rising edge of the late signal resets both UP and DN. The next cycle starts with the
rising edge of fret or

.fdlv

• The four inverters in the reset path generate enough delay to

eliminate the dead zone of the charge pump [3], [6]. The selection of the number of
inverters in the reset path that creates delay for the appropriate pulse width is one of the
critical design parameters in PFD circuit. When the loop is locked the PFD generates
narrow, coincident pulses on both UP and DN. As illustrated in Figure 4.5(c), if fret
and fdiv rise simultaneously, so do UP and DN (QA and Q3 ), thereby activating reset.
This means that even when the PLL is locked, UP and DN simultaneously turn on the
charge pump for a finite period Tpulse lOTD , where TD denotes the gate delay of one
inverter and Τpulse is the pulse width of the reset pulse. The dead zone problem vanishes if
pulse

is long enough to allow UP and DN (QA and QB ) to reach a valid logical level

and turn on the switches S 1 and S2 of the charge pump circuit as shown in Figure 5.1.

Figure 5.2 Block diagram of the phase-frequency detector (PFD).
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Adding delay in the reset path can reduce the maximum operating frequency of
the PFD. The maximum operating frequency in this implementation is 27 MHz and
therefore the amount of the delay is not a serious problem in this implementation. In
general, the maximum operating frequency is determined by the amount of time required
to reset the PFD after receiving the last set of input transitions so that it is ready to detect
the next set of input transitions. The gate-level implementation of the PFD is shown in
Figure 5.3.

Figure 5.3 Schematic of gate level PFD with an external reset circuit.

This conventional architecture has a monotonic phase error transfer characteristic over
the range of input phase error up to —π — +π (2π radian) [26] . It is also insensitive to
duty cycle because the PFD circuit is implemented as an edge-triggered sequential
machine and circuit can change state only on the rising transitions of input signals f ref
and fdiv . As illustrated in Figure 5.3, the PFD adds delay only in the output reset path by
forming the outputs without including the reset signal generated by the four-input NAND
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gate. Rather than obtaining the outputs from the three input NAND gates at the far right
of Figure 5.3, the outputs are obtained from copies of the gates with the reset signal input
deleted. The outputs are still reset, but through a slower path that includes the two NAND
gates, which form the NAND gate based SR latches. Since the input reset path is
unchanged, the maximum operating frequency is unaffected. The external reset circuit is
required for changing the direction of the charge-pump circuit. It consists of a simple
combinational logic circuit, a diode connected transistor M1, which creates a gate voltage
to turn on M2 to pull down the inputs of several logic gates to ground.

Figure 5.4 Schematic of delay matching circuit for signal path delay compensation.

The output of the phase-frequency detector is single ended and has to be
converted to differential to drive the differential pairs in the charge pump circuit. This is
achieved by driving charge-pump inputs by a complementary circuit shown in Figure 5.4.
This circuit consists of odd and even number of inverter chains to match delays over
process variations. An alternative approach for delay matching is to use a complementary
clock generated by Shoji's delay balanced chain [98].
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5.3 Charge Pump Circuit
Figure 5.5 shows the charge pump circuit using eight switches and two cascoded current
sources. The key design issues in the charge pump circuit are the reduction of jitter and
spurs due to the current mismatch and charge transfer transient during the switching
transient between up and down currents Ι u , and Idn . Design for high power supply noise
rejection is also a challenging design area. The up current Ιυρ and the down current

Idn

are produced using a wide swing cascode current mirror in order to obtain better power
supply noise rejection. Transistors M3, M5, M6, M8, and M9 make up the wide swing
current mirror using NMOS devices. The basic idea of this type of current mirror is to
bias the drain-source voltages of transistors M6 and M9 to be close to the minimum
possible without allowing them into the triode region [96]. Similarly, transistors M7,
M 10, M 11, M 14, and Ml 5 make up the second wide swing current mirror using PMOS
devices.
In a standard charge pump PLL as shown in Figure 5.1, the lock mode PFD
generates narrow identical pulses at both outputs UP and DN, which enable the sink and
source current of the charge pump simultaneously. Since both currents are of equal
amplitude and width, the net effect on the output voltage is zero. However, several
spikes occur on the output when currents are switched on and off and these will modulate
the VCO if no precautions are taken. These spikes occur at the reference frequency and
cause spurs in the output spectrum of the PLL at an offset from the carrier equal to this
reference frequency. Eight analog switches are used instead of four to reduce the
reference spurs problems [97]. The four switches in the left branch of the charge pump
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circuit of Figure 5.5 are used for this purpose. The UPB BU and DNB BU signals
are the polarity-reversed UP _ BU and DN _ BU signals, respectively.
These inverters used in Figure 5.4 require careful consideration of the signal path
delay compensation. The loop filter (LF) experiences a finite transient at each phase
comparison instant because of charge sharing between LF, sink, and source current,
parasitic capacitors and charge injection mismatching of analog switches (ΜΝ2, ΜΡ2)
and (ΜΝ4, ΜΡ4) . The opamp, OPl , reduces the transients caused by the charge transfer
during switching instants [6].

Figure 5.5 Schematic of the charge pump circuit and loop filter network.

Switches, SW l through SW 5 , are used for switching of the loop filter resistor,

Rz = RZ1 + Rz2 + R 7 . This provides the PLL with a dynamically changing damping
factor during each programming step so that they guarantee the stability of the PLL.
Since five programming steps exist in this design, Ν = {2,3, 4, 6, 8} , SW l is needed for
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the divider ratio N = 2, SW 2 is needed for the divider ratio N = 3, and so on. These
switches are implemented as the transmission gates and shown in Figure 5.7. The
transistor sizes for the charge pump circuit are summarized in Table 5.1. The capacitor
and resistor sizes are summarized in Table 5.2. The resistors R Z1 through R , are
Z

polysilicon resistors with a resistivity of around 50Ω /0 (50 ohms per square). The
tolerance of these poly resistors are about 25% over process variations, and the
temperature coefficient, defined as

TC =

1 , aR
R αΤ

(5.1)

depends on doping and composition, and is typically 800ρρm /° C for the 0.35 μm
CMOS process technology [92] used for the implementation of the PLL clock
synthesizer. The loop filter capacitors are made of NMOS devices and have a unit
capacitance of around 4.5 fF / μm 2 . The charge-pump current, I,, is 80μΑ in this design
and this current is mirrored from the bias current generator.

Table 5.1 Transistor Sizes in the Charge Pump Circuit
Transistor

Size (μm)

Transistor

Size (μm)

M 1,M2

100/2

Μ 12,Μ 13

300/1.5

Μ3

45/1.5

Μ14, M15

600/1.5

Μ4

100/2

M 16,Μ 17

300/1.5

M5, M6

300/1.5

ΜΝ1, MΡ1

3/0.35

Μ7

90/1.5

ΜΝ2, MΡ2

3/0.35

M8, M9

300/1.5

ΜΝ3, ΜΡ3

3/0.35

M10, M11

600/1.5

ΜN4, MΡ4

3/0.35
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The NMOS and PMOS wide-swing cascade mirrors described above generates
the charge-pump's charge and discharge currents, Ιυρ and

Idn

Table 5.2 Resistor and Capacitor Sizes in the Charge Pump Circuit
Resistor

Size

Capacitor

Size

RZι

500 Ω

CZ

250 pF

RZ2

500Ω

Cp

15pF

RZ3

500 Ω

R4

500Ω

RZ5

500 Ω

RZ6

800 Ω

RZ7

800 Ω

The schematic of OPl is shown in Figure 5.6. This circuit is of a single stage
operational amplifier (opamp) circuit architecture. The single-stage refers to the number
of gain stages in the opamp. The gain stage is a differential input single ended output
stage. No output buffer is needed at the output because OPl drives high impedance
nodes as shown in Figure 5.5. Since this opamp is a single stage circuit, the phase margin
is 90° at the gain crossover frequency. Therefore, no compensation circuit is needed to
ensure the stability of the amplifier. PMOS transistors Ml and M2 are used differentially
at the input of the opamp to allow higher common mode levels at the charge pump
circuit. NMOS transistors, M3 and M4, constitute an n-channel current mirror active
load. The small signal DC gain of the opamp is no more than 30-dB over process
variations but this much gain is enough for the successful operation of the opamp in the
charge pump circuit. The transistor sizes of OPl are summarized in Table 5.3.
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Table 5.3 Transistor Sizes in the Opamp, OPl of Figure 5.6
Transistor

Size (μm)

Transistor

Size (μm)

M1

320/1.0

M5

320/1.6

M2

320/1.0

M6

80/1.6

M3, M4

30/2.0

M7

10/3.0

Figure 5.6 Schematic of opamp, OPl , used in the charge pump circuit.

The transistor sizes of the transmission gate are summarized in Table 5.4. The
sizes of NMOS and PMOS transistor are chosen properly to reduce the on-resistance of
the transmission gate, TGATE . The on-resistance of the TGATE is around 1.0kΩ in this
application.

Table 5.4 Transistor Sizes in the Transmission Gate of Figure 5.7
Transistor

Size (μm)

Transistor

Size (μm)

Ml

20/0.35

M2

20/0.35
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Figure 5.7 CMOS transmission gate used in the LF (a) schematic (b) symbol.

As shown in Figure 5.5, the nodes A and B experience different voltage swings
during each charge pump cycle if the opamp, OP1, is not used between analog switches
in a bridge configuration. When the switches are off, the sink and source currents pulls
the drain of ΜΡ2 and ΜΝ4 to Vdd and Υ , respectively. After the switches are turned on
while the loop is at locked condition, the voltage at the drains of ΜΡ2 and ΜΝ4
increases/decreases from Vdd and Υ toward the loop filter voltage held by PLL. At this
point, both ΜΡ2 and ΜΝ4 are in triode region until the voltage at the drain of ΜΡ2 and
ΜΝ4 is higher than the minimum saturation voltage. As a result, it will cause current
mismatching at the output due to the different recovery time on each of the nodes and
leads to the reference spur in the VCO.
This new circuit architecture shown in Figure 5.5 solves the problem of the charge
sharing between the drain of ΜΡ2, ΜΝ4 and LF, when the switch is turned back on by
using a unity gain amplifier and a dummy load, i.e., transistors (MNl, MP1) and (ΜN3,
ΜΡ3). For instance, when the charge pump circuit is sinking current from the loop filter

114
the other current source is set by a dummy load with the same voltage at the LF as
illustrated in Figure 5.5.
The current mismatch between the up and down currents Ι„ p and

1dn

is a critical

performance parameter to minimize the jitter and spurious tones at the PLL output.
Figure 5.8 shows the simulated systematic mismatch between the up and down currents
as a function of the charge-pump output voltage, V , as shown in Figure 5.5. The
percentage error for 0.55V_ VCtrl <_ 2.65V is less than 0.5% and increases to large
percentage values beyond this limit as shown in Figure 5.8.

VCO Control Voltage, V1 (V)

Figure 5.8 Systematic error between up and down currents as a function of VCh.l .

115
5.4 VCO and Replica Bias Circuit
The block diagram of the four-stage ring oscillator VCO was presented in Chapter 4. It is
repeated here for the transistor level description of the individual cells, as shown in
Figure 5.9

Figure 5.9 Block diagram of a four-stage ring oscillator VCO with replica bias circuit.

The low phase noise requirement of the PLL clock synthesizer is achieved by the
use of a differential delay cell shown in Figure 5.10.

Figure 5.10 Schematic of the differential delay cell.
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The differential delay cell, shown in Figure 5.10, contains a source coupled
NMOS pair, Ml and M2 with PMOS resistive symmetric-load elements (M3, M4 and
M5, M6). The bias voltage of the symmetric loads V,,,, is nominally equal to the control
voltage of the VCO, ν,„ι , which is applied to the replica bias circuit to produce the bias
voltages, Vbη and Vbp of the differential delay cell. Vbp defines the limit of lower voltage
swing of the delay cell outputs. The NMOS current source, M7, is dynamically biased
with Vbη to compensate for drain and substrate voltage variations, achieving the effective
performance of a cascade current source [28].
Figure 5.11 shows the schematic of the replica bias generator. This circuit
produces the bias voltages of the differential delay cell, Vbn and Vbp from Vctrj .

Figure 5.11 Schematic of replica bias circuit.

The primary function of the replica bias circuit is to continuously adjust the bias
current of the differential delay cell of Figure 5.10 in order to provide the appropriate
lower swing limit of V'trΙ for the delay cell stages of Figure 5.9. Therefore, it establishes a
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current that is held constant and independent of the supply voltage. It performs this
function by using a single-stage differential amplifier, which consists of transistors M1
through M5. The bandwidth of the replica bias circuit is set equal to the operating
frequency of the differential delay cells so that the replica bias generator can track all of
the power supply and substrate disturbances at frequencies that can affect the PLL. The
bias current for this circuit is partly provided by the self-bias source of Μ 14, and mostly
by the input current source, Ibίαs • Since the bias generator that produces I b;as includes a
start up circuit, the replica bias circuit doesn't need an additional one. The replica bias
circuit also provides a buffered version of

Vctr/

at the

Vbρ

output using an additional half-

buffer replica circuit, which includes transistors M10 through Μ13.
The transistor sizes for the differential delay cell and replica bias generator are
summarized in Table 5.5 and Table 5.6, respectively.

Table 5.5 Transistor Sizes in the Differential Delay Cell of Figure 5.10
Transistor

Size (μm)

Transistor

Size (μm)

M1, M2

60/0.6

M5, M6

20/0.6

Μ3, Μ4

20/0.6

Μ7

200/2

Table 5.6 Transistor and Resistor Sizes in the Replica Bias Circuit
Transistor

Size (μm)

Transistor

Size (μm)

M1, M2

80/2

M8, M9

20/0.6

M3, M4

80/4

M 12, Μ 13

20/0.6

M5, Μ16

60/4

Μ14

2/50

M6, M 10

200/2

Μ 15

20/4

M7, Μ11

60/0.6

R1, R2

—250 Ω
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Figure 5.12 Schematic of compOTA with differential to single-ended converter.
Since a 50% duty cycle is required at the PLL output, a careful design for the
comparator and differential to single-ended converter is required. Figure 5.12 shows the
schematic of such circuit. This circuit consists of two opposite operational
transconductance amplifiers (ΟΤΑ), which drive two PMOS common-source amplifiers,
Mu and M 12, connected by an NMOS current mirror consisting of M 1 3 and M 14. The
OTAs are constructed from the differential delay cell stages using the same NMOS
current source bias voltage Vbn . These two OTAs provide signal amplification and a DC
bias point for the PMOS common-source amplifiers. The PMOS current source
amplifiers of Ml! and M 12 provide additional signal amplification and conversion to a
single ended output through the NMOS current mirror of M13 and M14. In this circuit,
since the two levels of amplification are differentially balanced with a wide bandwidth,
the opposing differential input transitions have equal delay to the output. In high
frequency design, this circuit is preferred over a divide-by two circuit for generating
signals with a 50% duty cycle at the output because this operation is performed at a lower
frequency and therefore dissipates less power. The transistor sizes for the compOTA
circuit are summarized in Table 5.7.
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Table 5.7 Transistor Sizes in the CompOTA Circuit
Transistor

Size (μm)

Transistor

Size (μm)

M1, M2

30/0.6

M8, M9

20/0.6

M3, M4

20/0.6

M 11,M 12

20/0.6

M5, M10

30/0.6

M13

30/0.6

M6, M7

30/0.6

M 14

30/0.6

5.5 Feedback Divider Circuit
Figure 5.13 shows the basic divider circuits used in the feedback divider of the PLL clock
synthesizer. D-type flip-flops are connected together to form mod-2, mod-4, mod-6, and
mod-8 counters [99], [ 100], [101].

Figure 5.13 Schematic of divider circuits (a) divide by 2 (b) divide by 3.

The basic divider circuits shown in Figure 5.13 are used to program the feedback
divider with divider ratios of N = {2,3,4,6,8} . For example, if the divider ratio of N = 4
is needed, mod-4 counter is built using a cascade of the two of the divide by 2 circuit
shown in Figure 5.13(a). Similarly, if N = 6 is the selected divider ratio, then the divide
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by 2 circuit shown in Figure 5.13(a) and divide by 3 circuit shown in Figure 5.13(b) are
cascaded. The feedback divider circuit also includes the circuitry required to control the
transmission gates (switches) across the resistors, RZ1 RZ2, ‚R 7 , of the charge pump
,

circuit. This control circuit is a simple combinational logic realized using logic gates.

5.6 Band Gap Voltage Reference and Bias Circuits
Α robust band gap reference circuit is designed using the parasitic bipolar transistors in
0.35 μm CMOS process technology. Figure 5.14 shows the schematic of the band gap
reference circuit. The proportional to absolute (PTAT) bias current is produced using Q1,
Q2, 0Ρ2, and cascode current mirror, which consists of transistors M1 through M7. The
circuit that includes Ml 1, M 12, and M 13 are the start up for the band gap generator.

Figure 5.14 Schematic of a temperature independent bandgap voltage circuit.
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The transistor and resistor/capacitor sizes for the band gap reference circuit are
summarized in Table 5.8 and Table 5.9, respectively. The unity gain amplifier using 0Ρ3
is a buffer circuit that buffers the band gap reference voltage, Vbg , and outputs Vref
voltage. The schematic of 0Ρ2 and 0Ρ3 is shown in Figure 5.15. 0Ρ2/0Ρ3 is a folded
cascode operational transconductance amplifier (ΟΤΑ) with PMOS input transistors. This
architecture is preferred because of its larger DC gain and larger bandwidth [96]. The
bias currents for the operational amplifiers, 0Ρ2 and ΟΡ3 are mirrored from a supply
independent circuit shown in Figure 5.16. The transistor sizes for ΟΡ2/0Ρ3 circuit are
summarized in Table 5.10.

Figure 5.15 Schematic of the folded cascode operational amplifier, 0Ρ2/0Ρ3.

Table 5.8 Resistor and Capacitor Sizes in the Bandgap Reference Circuit
Resisistor

Size (μm)

Capacitor

Size (μm)

Rl

50 kΩ (poly)

Cl

20 pF (gate)

R2

5 kΩ (poly)
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Table 5.9 Transistor Sizes in the Bandgap Reference Circuit
Transistor

Size (μm)

Transistor

Size (μm)

Ml

20/5

Μ9

1/5

Μ2

10/5

Μ10

50/5

Μ3, M4

80/5

Ml 1

1/50

M5, M6

80/5

Μ12

12/1.2

M7, M8

80/5

Μ13

1/10

Figure 5.16 illustrates a supply independent bias circuit. The reference current,
Iref,

1ουt

is derived from the output current

Iουt

. The idea of designing this circuit is that if

is to be independent of the supply voltage, Vdd , then Iref can be a replica of 1ουt

Figure 5.16 shows an efficient way of how

lout

is copied using transistors Μ3, Μ4, Μ5,

and Μ6 to define Ι Yef.. With the sizes chosen in Figure 5.16, the output current is
1ουt = K • Ire . Several circuits mirror current references from this circuit using nbias and
pbias as well as the current source

1ουt

. The source coupled NMOS pair, Μ8 and Μ9 is

used as a start up circuit together with other devices around them. Transistors Ml 1, Μ12,
and Μ13 create a threshold voltage, which initially turns on Μ8. Μ8 pulls down the gate
of Μ5 to the ground to allow a current to flow and start the bias circuit at the power up.
As the voltage on node Y rises, due to the differential nature of the NMOS pair,
Μ8 and Μ9, the current is steered to the other branch, i.e., to the drain of Μ9 and
therefore the transistor Μ8 gets disconnected from the node X . The resistors R and R2
,

are two distinct resistors. R 1 is a poly-silicon resistor with positive temperature
coefficient while R2 is an n-well resistor with a negative temperature coefficient. The
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objective here is to cancel out the resistance change over process and temperature
variations. The transistor and resistor/capacitor sizes for the supply independent bias
circuit are summarized in Table 5.11 and Table 5.12, respectively.

Table 5.10 Transistor and Capacitor Sizes in the Opamp 01'2/O133
Transistor

Size (μm)

Transistor

Size (μm)

Μl, Μ2

160/1

Μ14

8/4

Μ3

100/2

Μ 15

4/4

Μ4, Μ5

40/2

Ml 6

10/ 1

Μ6, Μ7

30/1

Μ17, M20, Μ21

50/2

Μ8, Μ9

20/2

Μ 18

20/2

Μ10, Μ11

20/1

Μ19, Μ22

30/1, 100/5

Μ12, M13

20/2

C1

40 .(25/10)

Figure 5.16 Schematic of the supply-independent bias circuit.
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Table 5.11 Transistor Sizes in Supply-independent Bias Circuit
Transistor

Size (μm)

Transistor

Size (μm)

M1

200/5

Μ7

125/5

Μ2

50/5

Μ8, M9, M10, M11

10/1

Μ3, M4

125/5

Μ12

5/5

M5, Μ6

50/5

Μ13

10/4

Table 5.12 Resistor and Capacitor Sizes in Supply-independent Bias Circuit
Resisistor

Size (μm)

Capacitor

Size (μm)

R1

4 kΩ (poly resistor)

Cl

1 pF (poly plate)

R2

2.2 kΩ (well resistor)

C2

1 pF (poly plate)

Figure 5.17 Schematic of V — I converter.
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Figure 5.17 illustrates a voltage-to-current converter circuit. The function of this
circuit is to create the input current of the charge pump circuit from a stable band gap
reference output of Figure 5.14. The unity gain amplifier around 0P2, M1, R 1 , and R2
constitute a V-to-I converter, which takes the band gap output voltage, V ref , as the
reference voltage input and produces the current source of the charge pump circuit, I,,.
The transistors M2 and M3 as well as M4 and M5 are current mirror circuits to be used to
create the charge pump current. The transistor and resistor/capacitor sizes for the V-I
converter are summarized in Table 5.13 and Table 5.14, respectively.

Table 5.13 Transistor Sizes in the V-I Converter Circuit
Transistor

Size (μm)

Transistor

Size (μm)

Ml

200/2

M4

40/4

M2

320/2

M5

80/4

M3

80/2

Table 5.14 Resistor and Capacitor Sizes in the V-I Converter Circuit
Resisistor

Size (μm)

Capacitor

Size (μm)

R1, R2

3.2 kΩ (poly resistor)

C2

1 pF (poly plate)

Cl

1 pF (poly plate)

C3

1 pF (poly plate)

5.7 Crystal Oscillator Circuit
Figure 5.18 shows the crystal oscillator circuit. The transistors M1 and M2 make up a
CMOS inverter, which is required for the negative- g m at the input to cancel out losses in
the tank circuit. This is a Pierce oscillator in which a crystal is connected in the feedback
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loop so that the circuit oscillates at the parallel resonance frequency of the crystal. The
two load resistors C, and C 2 are used to pull the frequency of oscillation to the desired
value. Resistors R, and R 2 are used for the gate protection of the CMOS inverters. The
CMOS inverters, which are made out of M3 and M4 as well as M5 and M6 create a
buffer to distribute the reference clock source. The circuit diagram of the crystal
oscillator illustrates the model for the crystal tank circuit. This model is important to
design and simulate the oscillator circuit. The output signal, OSCOUT , is a very low
phase noise output, which is the input reference clock of the PLL clock synthesizer. The
transistor and resistor/capacitor sizes for the V-I converter are summarized in Table 5.15
and Table 5.16, respectively.

Figure 5.18 Schematic of the crystal oscillator circuit.
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Table 5.15 Transistor Sizes in the Crystal Oscillator Circuit
Transistor

Size (μm)

Transistor

Size (μm)

M1

700/1

M5

9/1

M2

300/1

M6

21/1

M3

3/1

M7, M8

0.8/20

M4

7/1

Table 5.16 Resistor and Capacitor Sizes in the Crystal Oscillator Circuit
Resisistor

Size (μm)

Capacitor

Size (μm)

R1, R2

1 kΩ (poly resistor)

C1

2 . (50/50)

Rg l, Rg 2

250 Ω (diffusion resistor)

C2

2 . (50/50)

5.8 LVDS Transmitter Circuit
Figure 5.19 shows the low signal differential signaling (LVDS) transmitter circuit that is
used as an output buffer with an 50 Ω output impedance (100 Ω differentially).

Figure 5.19 Schematic of LVDS transmitter circuit.
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Α typical LVDS transmitter behaves as a current source with switched polarity.

The output current flows through the external load resistance, establishing the required
differential output voltage swing. This design employs a standard LVDS transmitter
configuration with four MOS switches consisting of M1 through M4, in bridge
configuration as shown in Figure 5.19. When M1 and M3 are turned on, the polarity of
the output current and voltage are both positive. If M1 and M3 are turned off, then the
polarity of the output waveforms will be reversed. With a nominal 100-Ω load at the
receiver, both the common mode voltage and differential swing at the output have to
comply with the LVDS standard specifications [103], [104] over the full range of
process, supply voltage 3.0-3.6V, temperature —40 ° C-125 ° C (PVT) variations:

(5.2)

(5.3)
where V',', and VCM are the differential output and the common mode voltages at the
transmitter output, respectively.
In order to achieve higher precision and lower circuit complexity, a simple lowpower common-mode-feedback control (CMFB) was implemented in the transmitter as
shown in Figure 5.19. For this purpose, the band gap reference voltage, 17,4. , is used as
the reference level and compared with the common mode level using a differential
amplifier. The common mode level of the LVDS output is obtained using a resistive
network. High value resistors are used at the output in order not to load the output.
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The two 100kΩ resistors, R, and R2 , at the output of the switch circuit is used to
sample the common mode level of the output and that signal is fed back to the differential
amplifier, which consists of a source-coupled NMOS pair, Μ5 and Μ6 as well as diode
connected loads, Μ7 and Μ8. The diode-connected transistors, Μ7 and Μ8, also generate
the tail currents of the LVDS transmitter. Although the transistor

ML

mirrors current

from a buffer circuit using Μ9, the PMOS current source, Μ υ mirrors directly from Μ7.
,

The tail current in this application is nominally 4.0 m A, which creates around 400 mV of
a differential voltage on a 100 Ω load. The transistor and resistor/capacitor sizes for the
LVDS transmitter are summarized in Table 5.17 and Table 5.18, respectively.

Table 5.17 Transistor Sizes in the LVDS Transmitter Circuit
Transistor

Size (μm)

Transistor

Size (μm)

Μ1, Μ2

100/0.6

M5, M6

160/0.6

Μ3, Μ4

150/0.6

M7, Μ8

40/0.6

ML

1200/0.6

Μ9

80/0.6

Mu

600/0.6

M10, M11

40/0.6

Table 5.18 Resistor and Capacitor Sizes in the LVDS Transmitter Circuit
Resisistor

Size (gm)

Capacitor

Size (μm)

R1, R2

100 kΩ (poly resistor)

C3

1 0 pF (poly plate)

R3

1.25 kΩ (poly resistor)
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5.9 Experimental Results
The performance of the PLL clock synthesizer in Figure 5.1 is characterized by using a
evaluation board. The characterization setup is given in Appendix Β.
Figure 5.20 illustrates a simulated timing diagram of critical signals (timing
events) of the PLL clock synthesizer. This diagram is important to understand the
sequence of events within the PLL as well as PLL's response to the external signals such
as the pull up signal (PU). As shown in Figure 5.20, most of the critical signals are
produced within the PLL internally such as the system power-on-reset (POR), PLL
enable (PLL_ENB), and PLL internal power-on-reset (PLL POR).
This design is fabricated in with 0.35-μm N-well CMOS process technology. The
active die area of the chip is 3.35 mm 2 . The PLL section occupies 0.8 mm2 . The die
photograph is shown in Figure 5.22.

Figure 5.20 Simulated timing diagram of critical signals in PLL clock synthesizer.
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The simulated timing is summarized in Table 5.19. Figure 5.23 displays a
measured LVDS output waveform with AC parameters, period jitter and a histogram for
the statistical data. The jitter histogram shows the PLL operating with a period jitter of
6.5-ps (rms) and 38-ps (peak-to-peak) at 216 MHz as measured with a LeCroy SDA
Model 6000A analyzer. The jitter histogram is displayed in the second row of the
oscilloscope screen (function F8). Each division on the jitter histogram display
corresponds to 5.0 ps/div. The characterization of the period jitter is performed using a
measurement function, per@lνl(C2) as shown in the sixth column in the measurement
display, i.e., P6: per@lνl(C2). The rms jitter is the readout from the "sdev" row under
"Measure" category, i.e., the standard deviation or root mean square of large numbers of
period measurements. The peak-to-peak jitter can be obtained from the "mean" value of
the second column, i.e., P2: range(F8).
Figure 5.24 illustrates the phase noise performance of the PLL at an output
frequency of 216 MHz. The phase noise is measured as —120 dBc/Hz at offset
frequencies above 10 KHz. The phase noise response has a peak of —115 dBc/Hz at the
loop bandwidth as expected. The experimental characterization of the PLL is summarized
in Table 5.20 for operation at 216 MHz.
Measurement results clearly indicate that the implemented PLL clock synthesizer
has resulted in an improved phase noise (and jitter). The performance of this chip are
either better than or comparable to previously reported PLL clock synthesizers realized
using ring oscillator VCOs in CMOS process technology [20], [24], [25], [26], [28], [29],
[30], [31], [32]. The performance comparison of the implemented PLL with prior stateof-the-art designs is summarized in Table 5.21. The improvements are mainly due to the
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phase noise optimization in the ring oscillator VCO as described in Chapter 4, the
optimum loop bandwidth, and careful layout. Since the white noise is the dominant
source of phase noise at higher offset frequencies such as 1 MHz, the minimization/
optimization of phase noise in ring oscillator VCO decreases the phase noise of the PLL
output at higher offset frequencies. In addition, since the response of the PLL to the noise
sources in the VCO has a high-pass characteristic, large loop bandwidth is favorable to
filter out the VCO noise at higher offset frequencies. These two principles were applied
to the design of the VCO and the PLL to minimize the effect of the intrinsic noise sources
in MOS devices, primarily the thermal noise in MOS devices. Although both principles
are equally important for the minimization of phase noise at the PLL output, there is a
physical limit for the minimization of phase noise in a ring oscillator VCO. For this
reason, alternative architectures for the VCO must be sought if the ring oscillator VCO
can't meet the phase noise specification at the PLL output.
There are obvious noise sources in any CMOS IC implementation, other than the
intrinsic noise sources of MOS devices. These are the power supply and substrate noise.
The improvements made in the layout eliminated the effect of those noise sources which
can degrade the phase noise performance of the PLL. One of these improvements is the
use of guard rings and n-well to protect sensitive sections of analog circuit from the
power-supply and substrate noise. It is well known that switching activity in large digital
circuits introduces power-supply or substrate noise which perturb the more sensitive
analog circuits in a PLL. The substrate coupling was reduced by employing double guard
rings and n-well structure at the periphery of analog sections as shown in Figure 5.21.
This guard ring structure isolates the sensitive analog sections from the substrate noise
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produced by other sections. A guard ring is simply a continuous ring made of substrate
ties that surrounds the circuit. The use of n-well also improves the operation of a guard
ring by stopping the noise currents flowing near the surface. In addition, the use of
separate power-supply pads for sensitive analog blocks are required to reduce the powersupply noise [105]. In this design, the major circuit design blocks of the PLL such as the
charge pump and VCO are connected to a separate power-supply pad which is not shared
with other circuits. Similary, the bias circuits and LVDS transmitter are also connected to
their respective analog pads dedicated only to these circuits. This reduces the di! dt
noise, which is due to the inductance of long connecting (internal) and bond (external)
wires on the chip and minimizes the ground bounce.
Connections to analog circuit design blocks were made with wide metal lines
having minimum width of 5-μm. For digital circuits, a separate power-supply pad was
assigned and this pad is used explicitly for the digital circuits on the chip.

Figure 5.21 Isolation of sensitive sections of analog circuit from the substrate noise.
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Table 5.19 Simulated Timing of Critical Signals in PLL Clock Synthesizer
Symbol

Duration

Symbol

Duration

to

l00 ns

t3

200 μs

ti

8 μs

t4

100 ns

t2

1 μs

t5

100 ns

Figure 5.22 Die photograph of PLL clock synthesizer.
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Figure 5.23 Measured LVDS waveform with a 100-Ω load.
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Figure 5.24 Spectral measurement of PLL phase noise performance.

Table 5.20 Performance Summary of PLL Clock Synthesizer
Frequency Range

20 MHz — 400 MHz

Input Reference

27 MHz

Operating Supply Current

35 mA

Power Supply Voltage

3-5 V

Power Dissipation

110 mW

Duty Cycle

49.3 %

1-σ Period Jitter

6.44 ps

Phase Noise offsets @ 10 kHz and above

-120 dBc/Hz

LVDS Differential Voltage Swing

800 mV

Device Technology

0.35-μm N-well CMOS

Die Area

3.35 mm2
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Table 5.21 Performance Comparison of the PLL with Prior State-of-the-Art Designs
Reference

Frequency
Range

(M)

Period Jitter
(rms)
(Ps)
10
340 MHz

Boerster

[20]

340-612

Horowitz

[24]

30 - 650

N/A

Novof

[25]

15-240

N/A

Young

[26]

5 - 110

Maneatis

[28]

1 - 550

Yang

[29]

0.3 - 165

Maneatis

[30]

30 - 650

Kim

[31]

300 - 400

This work [87]

20-400

36
50 MHz
N/A

Period Jitter
(peak-to-peak)
(ps)
80
3 Ó MHz

20
@ 500 MHz
100
100 MHz
288
ί 50
@ 250O
MHz

13

81

@l00 MHz
18.8
@ 240 MHz

@ 100 MHz
72
@ 240 MHz

3.1

22

@ 300 MHz

@ 300 MHz

6.44
@ 216 MHz

36.5
@ 216 MHz

PhaseNoise
(dBc/Hz)

Device
Technology

Ν/Α

0.4-μm CMOS

Ν/Α

CMOS

N/A

0.5-μm CMOS

N/A

0.8-μm CMOS

N/A

0.5-μm CMOS

N/A

0.8-μm CMOS

N/A

0.13-μm
CMOS

N/A

0.6-μm CMOS

0
@ 216 .35-μm
MHz
CMOS
Δω > 10 KHz

Careful simulations of the overall environment including the package model of
the chip were performed at the transistor level. The SPECTRE transient simulations
determine the noise contributions of each of these sources. The circuit design and layout
were improved based on the results of the transistor-level simulations.

CHAPTER 6
SUMMARY AND CONCLUSION

The fast growing demand of wireless and high speed data communications has driven
efforts to increase the levels of integration in many communications applications. Phase
noise and timing jitter are important design considerations for these communications
applications. The desire for highly complex levels of integration generally is counter to
the minimization of timing jitter and phase noise for communication systems, which
employ a phase-locked ioop for frequency and clock synthesis with on-chip VCO. This
dictates an integrated CMOS implementation of the VCO with very low phase noise
performance. The ring oscillator VCOs based on differential delay cell chains have been
used successfully in communications applications, but thermal noise induced phase
noise have to be minimized in order not to limit their applicability to some applications
which impose stringent timing jitter and phase noise requirements on the PLL clock
synthesizer. Obtaining lower timing jitter and phase noise at the PLL output also
requires the minimization of noise in critical circuit design blocks as well as the
optimization of the loop bandwidth of the PLL. This work has explored the fundamental
performance limits and demonstrated with specific implementation of CMOS PLL
clock synthesizers based on the ring oscillator VCOs.
An analysis of phase noise for the PLL output identified the thermal noise
induced phase noise of the ring oscillator VCO as the limiting factor in determining the
phase noise performance of the PLL clock synthesizer because the input reference
signal has very low phase-noise characteristic in PLL clock synthesizer applications.
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The phase noise performance of the ring oscillator VCO is determined by timing jitter
and phase noise predictions of Chapters 2 and 3 and as well as the SPECTRE-RF
simulation at transistor level. The phase noise performance of the PLL output was
predicted using behavioral simulation introduced in Chapter 4. It was shown that the
minimization of phase noise and timing jitter at the PLL output can be accomplished
through careful consideration of design tradeoffs at the ring oscillator level and the PLL
level described.
The specific research contributions of this work include (1) proposing, designing,
and implementing a new charge pump circuit architecture that matches current levels
and therefore minimizes one source of phase noise due to fluctuations in the control
voltage of the VCO, (2) an improved phase-frequency detector architecture which has
improved characteristics in lock condition, (3) an improved ring oscillator VCO with
excellent thermal noise induced phase noise characteristics, (4) the application of selfbiased techniques together with fixed bias to CMOS low phase noise PLL clock
synthesizer for digital video communications, and (5) an analytical model that
describes the phase noise performance of the proposed VCO and PLL clock synthesizer.
In particular, it was shown that the experimental prototype implemented in a standard
0.35-μm N-well CMOS process technology achieves a period jitter of 6.5-ps (rms) and
38-ps (peak-to-peak) at 216 MHz with a phase noise of -120 dBc/Hz at frequency
offsets above 10 KHz. For normal operation with the 3.3 V supply, the total power
dissipation in the chip was only 110 mW.
The predictions based on mathematical models and behavioral modeling and as
well as experimental results in this work indicate that with proper design the phase
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noise and timing jitter at the PLL output can be kept low enough for contemporary
communication systems. An interesting continuation of this work would be to apply this
work to new standards of communications systems with the design tradeoffs available
in the component and the PLL clock synthesizer levels.

APPENDIX A
MATLAB SOURCE CODE FOR MODELING THE THIRD ORDER CPLL

The following MATLAB source code was generated to verify the open and closed loop
transfer characteristics of the linearized CPLL. In addition, the step response of the PLL
is also calculated by using the "step" function in MATLAB.
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phaseo4 = angle(ho4)*180/ρί;
ho6 = freqs(bo6,ao6,w);
mago6 = 20*Iog10(abs(ho6));
phaseo6 = angle(ho6)*180/pi;
ho8 = freqs(bo8,ao8,w);
mago8 = 20*Iog10(abs(ho8));
phaseo8 = angle(ho8)*180/ρί;
figure(1);clf
subρlot(2,1,1), sem ilogx(f, mago2,'r','LineW idth',1.5)
hold on
subplot(2,1,1), semilogx(f,mago4,'b','LineWidth',1.5)
subρlot(2,1,1), semilogx(f,mago6,'m','LineW idth',1.5)
subρlot(2,1,1), semilogx(f,mago8,'c','LineWidth',1.5)
hold off
title('Third-Order PLL, Open Loop Frequency Response');
xlabel('Frequency (Hz)');
ylabel('Magnitude (dB)');
axis([1 e2 1e7 -50 150]);
grid on
subρlot(2,1,2), semilogx(f,ρhaseo2,'r','LineW idth',1.5)
hold on
subρlot(2,1,2), semilogx(f,ρhaseo4,'b','LineWidth',1.5)
subρlot(2,1,2), semilogx(f,ρhaseοό,'m','LineWidth',1.5)
subρlot(2,1,2), semilogx(f,ρhaseo8,'c','LineWidth',1.5)
hold off
xlabel('Frequency (Hz)');
ylabel('Phase (Degree)');
axis([1 e2 1e7 -180 -100]);
grid on
%%%
%%% Close Loop Transfer Function
%%%
bc2 = [Κ/C2 wz(1)*Κ/C2];
ac2 = [1 wp(1) Κ/(M(1)*C2) wz(1)*Κ/(M(1)*C2)];
bc4 = [Κ/C2 wz(2)*Κ/C2];
ac4 = [1 ωρ(2) Κ/(Μ(2)*C2) wz(2)*Κ/(Μ(2)*C2)];
bc6 = [Κ/C2 wz(3)*Κ/C2];
ac6 = [1 wp(3) Κ/(Μ(3)*C2) wz(3)*Κ/(Μ(3)*C2)];
bc8 = [Κ/C2 wz(4)*Κ/C2];
ac8 = [1 ωρ(4) Κ/(Μ(4)*C2) wz(4)*Κ/(Μ(4)*C2)];
hc2 = freqs(bc2,ac2,w);
magc2 = 20*Iog10(abs(hc2));
phasec2 = angle(hc2)*180/pi;
hc4 = freqs(bc4,ac4,w);
magc4 = 20*log 10(abs(hc4));
phasec4 = angle(hc4)*180/pi;
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hc6 = freqs(bc6,ac6,w);
magc6 = 20*Iog10(abs(hc6));
phasec6 = angle(hc6)*180/ρί;
hc8 = freqs(bc8,ac8,w);
magc8 = 20*log 10(abs(hc8));
phasec8 = angle(hc8)*180/ρί;
figure(2);clf
subplot(2,1,1), semilogx(f,magc2,'r','LineW idth',1.5)
hold on
subplot(2,1,1), semilogx(f,magc4,'b','LineW idth',1.5)
subplot(2,1,1), semilogx(f,magcό,'m','LineW idth',1.5)
subplot(2,1,1), semilogx(f,magc8,'c','LineW idth',1.5)
hold off
title('Third-Order PLL, Close Loop Frequency Response');
xlabel('Frequency (Hz)');
ylabel('Magnitude (dB)');
axis([1 e2 1e7 -40 40]);
grid on
subplot(2,1,2), semilogx(f,phasec2,'r','LineWidth',1.5)
hold on
subplot(2,1,2), semilogx(f,phasec4,'b','LineW idth',1.5)
subplot(2,1,2), semilogx(f,phasec6,'m','LineWidth',1.5)
subplot(2,1,2), semilogx(f,phasec8,'c','LineW idth',1.5)
hold off
xlabel('Frequency (Hz)');
ylabel('Phase (Degree)');
axis([1 e2 1e7 -180 0]);
grid on
%%%
%%%
W4%
%%% Step Response of Close Loop
%%%
figure(3);clf
step(bc2,ac2,'r')
hold on
step(bc4,ac4,'b')
step(bc6,ac6,'m')
step(bc8,ac8,'c')
hold off
grid on
n =3

APPENDIX Β
TEST SETUP

Figure Β. Ι depicts the test setup used to assess the performance of the experimental PLL
clock synthesizer described in this dissertation. A list of the test and measurement
instruments used to characterize the PLL clock synthesizer IC is given in Table B.l.

Figure B.1 Characterization setup of the experimental PLL clock synthesizer.

The evaluation board is made from two-sided printed circuit board with an FR4
dielectric layer. The 50-Ω micro-strip lines are created on the PCB. The ground planes on
the top and bottom sides of the board are connected by means of a large number of vias.
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The decoupling capacitors and resistors are all chip components. They must be located as
close to pins of the IC as possible for proper phase noise and jitter measurement.

Table B.1 Test Setup Equipment List
Symbol

Instrument

A

Agilent E3600 Series DC Power Supply

B

LeCroy SDA Model 6000Α Analyzer

C

Aeroflex ΡΝ9000 Phase Noise Test System

D

Agilent E3600 Series DC Power Supply
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